K4T1G044QC
K4T1G084QC
DDR2 SDRAM
1Gb C-die DDR2 SDRAM Specification
60FBGA & 84FBGA with Pb-Free
(RoHS compliant)
INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS,
AND IS SUBJECT TO CHANGE WITHOUT NOTICE.
NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE,
EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,
TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL
INFORMATION IN THIS DOCUMENT IS PROVIDED
ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.
1. For updates or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar
applications where Product failure couldresult in loss of life or personal or physical harm, or any military or
defense application, or any governmental procurement to which special terms or provisions may apply.
* Samsung Electronics reserves the right to change products or specification without notice.
1 of 26
Rev. 1.1 June 2007
K4T1G044QC
K4T1G084QC
DDR2 SDRAM
Table of Contents
1.0 Ordering Information ................................................................................................................... 4
2.0 Key Features ................................................................................................................................. 4
3.0 Package Pinout/Mechanical Dimension & Addressing ............................................................ 5
3.1 x4 package pinout (Top View) : 60ball FBGA Package
....................................................................... 5
3.2 x8 package pinout (Top View) : 60ball FBGA Package
....................................................................... 6
3.3 FBGA Package Dimension(x4/x8)
................................................................................................... 7
4.0 Input/Output Functional Description .......................................................................................... 8
5.0 DDR2 SDRAM Addressing .......................................................................................................... 9
6.0 Absolute Maximum DC Ratings ................................................................................................ 10
7.0 AC & DC Operating Conditions ................................................................................................ 10
7.1 Recommended DC Operating Conditions (SSTL - 1.8)
..................................................................... 10
7.2 Operating Temperature Condition
................................................................................................. 11
7.3Input DC Logic Level
.................................................................................................................... 11
................................................................................................................... 11
7.5 AC Input Test Conditions
............................................................................................................. 11
7.6 Differential input AC logic Level
................................................................................................... 12
7.7 Differential AC output parameters
................................................................................................. 12
8.0 ODT DC electrical characteristics ............................................................................................ 12
9.0 OCD default characteristics ...................................................................................................... 13
10.0 IDD Specification Parameters and Test Conditions ............................................................. 14
11.0 DDR2 SDRAM IDD Spec Table ................................................................................................ 16
12.0 Input/Output capacitance ........................................................................................................ 17
13.0 Electrical Characteristics & AC Timing for DDR2-800/667/533/400 ..................................... 17
13.1 Refresh Parameters by Device Density
...................................................................................... 17
13.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin
............................................ 17
13.3 Timing Parameters by Speed Grade
........................................................................................... 18
14.0 General notes, which may apply for all AC parameters ....................................................... 20
15.0 Specific Notes for dedicated AC parameters ........................................................................ 22
7.4 Input AC Logic Level
2 of 26
Rev. 1.1 June 2007
K4T1G044QC
K4T1G084QC
DDR2 SDRAM
Year
2007
2007
- Initial Release
- Added IDD values for DDR2-800
History
Revision History
Revision
1.0
1.1
Month
March
June
3 of 26
Rev. 1.1 June 2007
K4T1G044QC
K4T1G084QC
1.0 Ordering Information
Organization
256Mx4
128Mx8
DDR2-800 6-6-6
K4T1G044QC-ZC(L)F7
K4T1G084QC-ZC(L)F7
DDR2-667 5-5-5
K4T1G044QC-ZC(L)E6
K4T1G084QC-ZC(L)E6
DDR2-533 4-4-4
K4T1G044QC-ZC(L)D5
K4T1G084QC-ZC(L)D5
DDR2 SDRAM
DDR2-400 3-3-3
K4T1G044QC-ZC(L)CC
K4T1G084QC-ZC(L)CC
Package
60 FBGA
60 FBGA
Note :
1. Speed bin is in order of CL-tRCD-tRP.
2. RoHS Compliant.
2.0 Key Features
Speed
CAS Latency
tRCD(min)
tRP(min)
tRC(min)
DDR2-800 6-6-6
6
15
15
60
DDR2-667 5-5-5
5
15
15
60
DDR2-533 4-4-4
4
15
15
60
DDR2-400 3-3-3
3
15
15
55
Units
tCK
ns
ns
ns
• JEDEC standard 1.8V ± 0.1V Power Supply
• VDDQ = 1.8V ± 0.1V
• 200 MHz f
CK
for 400Mb/sec/pin, 267MHz f
CK
for 533Mb/sec/
pin, 333MHz f
CK
for 667Mb/sec/pin, 400MHz f
CK
for 800Mb/
sec/pin
• 8 Banks
• Posted CAS
• Programmable CAS Latency: 3, 4, 5, 6
• Programmable Additive Latency: 0, 1, 2, 3, 4, 5
• Write Latency(WL) = Read Latency(RL) -1
• Burst Length: 4 , 8(Interleave/nibble sequential)
• Programmable Sequential / Interleave Burst Mode
• Bi-directional Differential Data-Strobe (Single-ended data-
strobe is an optional feature)
• Off-Chip Driver(OCD) Impedance Adjustment
• On Die Termination
• Special Function Support
- PASR(Partial Array Self Refresh)
- 50ohm ODT
- High Temperature Self-Refresh rate enable
• Average Refresh Period 7.8us at lower than T
CASE
85°C,
3.9us at 85°C < T
CASE
< 95
°C
• All of Lead-free products are compliant for RoHS
The 1Gb DDR2 SDRAM is organized as a 32Mbit x 4 I/Os x 8
banks device. This synchronous device achieves high speed dou-
ble-data-rate transfer rates of up to 800Mb/sec/pin (DDR2-800) for
general applications.
The chip is designed to comply with the following key DDR2
SDRAM features such as posted CAS with additive latency, write
latency = read latency - 1, Off-Chip Driver(OCD) impedance
adjustment and On Die Termination.
All of the control and address inputs are synchronized with a pair
of externally supplied differential clocks. Inputs are latched at the
crosspoint of differential clocks (CK rising and CK falling). All I/Os
are synchronized with a pair of bidirectional strobes (DQS and
DQS) in a source synchronous fashion. The address bus is used
to convey row, column, and bank address information in a RAS/
CAS multiplexing style. For example, 1Gb(x4) device receive 14/
11/3 addressing.
The 1Gb DDR2 device operates with a single 1.8V ± 0.1V power
supply and 1.8V ± 0.1V VDDQ.
The 1Gb DDR2 device is available in 60ball FBGAs(x4/x8)
Note : The functionality described and the timing specifications included in
this data sheet are for the DLL Enabled mode of operation.
Note : This data sheet is an abstract of full DDR2 specification and does not cover the common features which are described in “DDR2 SDRAM Device
Operation & Timing Diagram”.
4 of 26
Rev. 1.1 June 2007
K4T1G044QC
K4T1G084QC
3.0 Package Pinout/Mechanical Dimension & Addressing
3.1 x4 package pinout (Top View) : 60ball FBGA Package
1
VDD
NC
VDDQ
NC
VDDL
DDR2 SDRAM
2
NC
VSSQ
DQ1
VSSQ
VREF
CKE
3
VSS
DM
VDDQ
DQ3
VSS
WE
BA1
A1
A5
A9
NC
7
A
B
C
D
E
F
G
H
J
K
L
VSSQ
DQS
VDDQ
DQ2
VSSDL
RAS
CAS
A2
A6
A11
NC
8
DQS
VSSQ
DQ0
VSSQ
CK
CK
CS
A0
A4
A8
A13
9
VDDQ
NC
VDDQ
NC
VDD
ODT
BA2
BA0
A10/AP
VDD
VSS
A3
A7
VSS
VDD
A12
Note :
1. Pin A3 has identical capacitance as pin A7.
2. VDDL and VSSDL are power and ground for the DLL.
Ball Locations (x4)
1
A
B
C
D
E
F
G
H
J
K
L
: Populated Ball
+ : Depopulated Ball
Top View
(See the balls through the Package)
2
3
4
5
6
7
8
9
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
5 of 26
Rev. 1.1 June 2007
京公网安备 11010802033920号
EEWORLD
