TDA8425/V7 datasheet, PDF - EEWORLD Datasheet

TDA8425/V7: DescriptionIC 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDIP20, PLASTIC, DIP-20, Audio Control IC; CategoryAnalog mixed-signal IC Consumption circuit; File Size472KB，24 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

TDA8425/V7 Overview

IC 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDIP20, PLASTIC, DIP-20, Audio Control IC

Parameter Name	Attribute value
Maker	NXP
Parts packaging code	DIP
package instruction	DIP,
Contacts	20
Reach Compliance Code	unknown
ECCN code	EAR99
channel separation	80 dB
Commercial integrated circuit types	TONE CONTROL CIRCUIT
harmonic distortion	0.1%
JESD-30 code	R-PDIP-T20
length	26.73 mm
Number of frequency bands	2
Number of channels	2
Number of functions	1
Number of terminals	20
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Certification status	Not Qualified
Maximum seat height	4.2 mm
Maximum supply voltage (Vsup)	13.2 V
Minimum supply voltage (Vsup)	10.8 V
surface mount	NO
technology	BIPOLAR
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	7.62 mm

	TDA8425/V7	935028210112
Description	IC 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDIP20, PLASTIC, DIP-20, Audio Control IC	IC 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDIP20, PLASTIC, DIP-20, Audio Control IC
Maker	NXP	NXP
Parts packaging code	DIP	DIP
package instruction	DIP,	PLASTIC, DIP-20
Contacts	20	20
Reach Compliance Code	unknown	unknown
ECCN code	EAR99	EAR99
channel separation	80 dB	80 dB
Commercial integrated circuit types	TONE CONTROL CIRCUIT	TONE CONTROL CIRCUIT
harmonic distortion	0.1%	0.1%
JESD-30 code	R-PDIP-T20	R-PDIP-T20
length	26.73 mm	26.73 mm
Number of frequency bands	2	2
Number of channels	2	2
Number of functions	1	1
Number of terminals	20	20
Maximum operating temperature	70 °C	70 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	DIP
Package shape	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE
Certification status	Not Qualified	Not Qualified
Maximum seat height	4.2 mm	4.2 mm
Maximum supply voltage (Vsup)	13.2 V	13.2 V
Minimum supply voltage (Vsup)	10.8 V	10.8 V
surface mount	NO	NO
technology	BIPOLAR	BIPOLAR
Temperature level	COMMERCIAL	COMMERCIAL
Terminal form	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL
width	7.62 mm	7.62 mm

Unable to read the switch value correctly: The connection is as shown in the figure. Use the 128 PE port to read eight switches. If all are disconnected, there is no problem. If all are connected, there is no problem. The problem is: if only S...; 笨猫一个 Microchip MCU

High-tech company recruits embedded software development engineers [Shanghai]: A newly established high-tech company is looking for an embedded software development engineer due to business development needs. The company is located in Changjiang Software Park, Changjiang South R...; goodeew Recruitment

Working principle of separate photoelectric water level sensor - dynamic picture display: [i=s] This post was last edited by Tianjie Shanmu on 2018-5-29 17:44[/i] [color=#333333][font=arial, 宋体, sans-serif][b][size=14px]Working principle of photoelectric water level sensor:[/size][/b][/fon...; 天阶山木 Automotive Electronics

I would like to ask you a small question about OrCAD Capture CIS: I'm not very familiar with it. I have a small question. When making components, I use SpreadSheet to place the pins in the Top and Right directions. How can I change the order of the pin numbers from ...; wenzheng PCB Design

Msp430f5529 car source code exchange: #includemsp430f5529.h?unsigned?int?mode_flag=0xffff;void??Init_PWM_Driver()?//?Initialize the motor drive circuit{???P4DIR?|=BIT0+BIT1+BIT2+BIT3;?//IN1~IN4???P2DIR?|=BIT0+BIT1;//Reuse p2.0 as the enab...; fish001 Microcontroller MCU

FPGA implements UART transceiver: [code] module UART (rst,clk50M,send_en,rev_en,TXD,TXD_data,RXD,RXD_data); input rst,clk50M,RXD,send_en,rev_en; input [7:0] TXD_data; output TXD; reg TXD; reg [ 7:0] TXD_cnt; output [7:0] RXD_data; reg...; k331922164 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components