EEWORLDEEWORLDEEWORLD

Part Number

Search

TC55VZM208ATGN12

Description
IC 512K X 8 CACHE SRAM, 12 ns, PDSO44, 0.400 INCH, 0.80 MM PITCH, PLASTIC, TSOP2-44, Static RAM
Categorystorage    storage   
File Size161KB,10 Pages
ManufacturerToshiba Semiconductor
Websitehttp://toshiba-semicon-storage.com/
Download Datasheet Parametric Compare View All

TC55VZM208ATGN12 Overview

IC 512K X 8 CACHE SRAM, 12 ns, PDSO44, 0.400 INCH, 0.80 MM PITCH, PLASTIC, TSOP2-44, Static RAM

TC55VZM208ATGN12 Parametric

Parameter NameAttribute value
MakerToshiba Semiconductor
Parts packaging codeTSOP2
package instructionTSOP2, TSOP44,.46,32
Contacts44
Reach Compliance Codeunknown
ECCN code3A991.B.2.A
Maximum access time12 ns
I/O typeCOMMON
JESD-30 codeR-PDSO-G44
length18.41 mm
memory density4194304 bit
Memory IC TypeCACHE SRAM
memory width8
Number of functions1
Number of terminals44
word count524288 words
character code512000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize512KX8
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSOP44,.46,32
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Parallel/SerialPARALLEL
power supply3.3 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum standby current0.004 A
Minimum standby current3 V
Maximum slew rate0.07 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
width10.16 mm
TC55VZM208AJGN/ATGN08,10,12
TENTATIVE
TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
524,288-WORD BY 8-BIT CMOS STATIC RAM
DESCRIPTION
The TC55VZM208AJGN/ATGN is a 4,194,304-bit high-speed static random access memory (SRAM) organized as
524,288 words by 8 bits. Fabricated using CMOS technology and advanced circuit techniques to provide high speed,
it operates from a single 3.3 V power supply. Chip enable ( CE ) can be used to place the device in a low-power mode,
and output enable ( OE ) provides fast memory access. This device is well suited to cache memory applications
where high-speed access and high-speed storage are required. All inputs and outputs are directly LVTTL
compatible. The TC55VZM208AJGN/ATGN is available in plastic 36-pin SOJ and 44-pin TSOP with 400mil width
for high density surface assembly.
FEATURES
Fast access time (the following are maximum values)
TC55VZM208AJGN/ATGN08:8 ns
TC55VZM208AJGN/ATGN10:10 ns
TC55VZM208AJGN/ATGN12:12 ns
Low-power dissipation
(the following are maximum values)
Cycle Time
Operation (max)
8
100
10
80
12
70
ns
mA
Single power supply voltage of 3.3 V
±
0.3 V
Fully static operation
All inputs and outputs are LVTTL compatible
Output buffer control using OE
Package:
SOJ36-P-400-1.27 (AJGN)
(Weight: 1.35 g typ)
TSOP II44-P-400-0.80 (ATGN) (Weight: 0.45 g typ)
Standby:4 mA (both devices)
PIN ASSIGNMENT
(TOP VIEW)
36 PIN SOJ
44 PIN TSOP
PIN NAMES
A0 to A18
NC
NC
A17
A3
A2
A1
A0
CE
I/O1
I/O2
V
DD
GND
I/O3
I/O4
WE
A16
A15
A14
A13
A18
NC
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
NC
NC
NC
A4
A5
A6
A7
OE
I/O8
I/O7
GND
V
DD
I/O6
I/O5
A8
A9
A10
A11
A12
NU
NC
NC
I/O1 to I/O8
CE
Address Inputs
Data Inputs/Outputs
Chip Enable Input
Write Enable Input
Output Enable Input
Power (+3.3 V)
Ground
No Connection
Not Usable (Input)
A17
A3
A2
A1
A0
CE
I/O1
I/O2
V
DD
GND
I/O3
I/O4
WE
A16
A15
A14
A13
A18
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
NC
A4
A5
A6
A7
OE
I/O8
I/O7
GND
V
DD
I/O6
I/O5
A8
A9
A10
A11
A12
NU
WE
OE
V
DD
GND
NC
NU
(TC55VZM208AJGN)
(TC55VZM208ATGN)
2002-02-05
1/10

TC55VZM208ATGN12 Related Products

TC55VZM208ATGN12 TC55VZM208ATGN08
Description IC 512K X 8 CACHE SRAM, 12 ns, PDSO44, 0.400 INCH, 0.80 MM PITCH, PLASTIC, TSOP2-44, Static RAM IC 512K X 8 CACHE SRAM, 8 ns, PDSO44, 0.400 INCH, 0.80 MM PITCH, PLASTIC, TSOP2-44, Static RAM
Maker Toshiba Semiconductor Toshiba Semiconductor
Parts packaging code TSOP2 TSOP2
package instruction TSOP2, TSOP44,.46,32 TSOP2, TSOP44,.46,32
Contacts 44 44
Reach Compliance Code unknown unknown
ECCN code 3A991.B.2.A 3A991.B.2.A
Maximum access time 12 ns 8 ns
I/O type COMMON COMMON
JESD-30 code R-PDSO-G44 R-PDSO-G44
length 18.41 mm 18.41 mm
memory density 4194304 bit 4194304 bit
Memory IC Type CACHE SRAM CACHE SRAM
memory width 8 8
Number of functions 1 1
Number of terminals 44 44
word count 524288 words 524288 words
character code 512000 512000
Operating mode ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 70 °C 70 °C
organize 512KX8 512KX8
Output characteristics 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSOP2 TSOP2
Encapsulate equivalent code TSOP44,.46,32 TSOP44,.46,32
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE
Parallel/Serial PARALLEL PARALLEL
power supply 3.3 V 3.3 V
Certification status Not Qualified Not Qualified
Maximum seat height 1.2 mm 1.2 mm
Maximum standby current 0.004 A 0.004 A
Minimum standby current 3 V 3 V
Maximum slew rate 0.07 mA 0.08 mA
Maximum supply voltage (Vsup) 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V
surface mount YES YES
technology CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL
Terminal form GULL WING GULL WING
Terminal pitch 0.8 mm 0.8 mm
Terminal location DUAL DUAL
width 10.16 mm 10.16 mm
Medical imaging based on Cyclone V.
Medical imaging based on Cyclone V....
dontium FPGA/CPLD
There is a problem with the compilation of the keyboard hook dll. Please give me some advice. Thank you!
I now want to write a keyboard hook, but now there is a problem. The following are some contents of the header file and source file Header file: typedef LRESULT (* HOOKPROC)(int code, WPARAM wParam, L...
chromalyl Embedded System
Design, application and various circuit diagrams of operational amplifiers
In order to help everyone design circuits better, these materials are shared, which include general knowledge about op amps, answers to some problems encountered in design, and various circuit diagram...
bingfeng0147 Electronics Design Contest
【Course Recommendation】+ Key Points for Wireless Chip Performance Layout
This course mainly introduces the key skills of optimizing wireless chip performance layout. First, TI wireless products are introduced, which are used in door card systems, bus systems, and home appl...
led2015 TI Technology Forum
ARM Embedded Software Programming Experience
ARM series processors are RISC (Reduced Instruction Set Computing) processors. Many ARM-based efficient code programming strategies are derived from RISC processors. Like many RISC processors, memory ...
呱呱 ARM Technology
When will the touchpad come?
I would like to ask everyone: Have you all been pinched by the touchpad? I am waiting for the board to play with. When will the touchpad be released next time?...
qixiangyujj Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2036  405  920  1721  1090  41  9  19  35  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号