EEWORLDEEWORLDEEWORLD

Part Number

Search

869-185/000-006

Description
Strip Terminal Block, 10A, 2 Row(s), 1 Deck(s)
CategoryThe connector   
File Size1MB,1 Pages
ManufacturerWAGO
Websitehttps://www.wago.com/
Download Datasheet Parametric View All

869-185/000-006 Overview

Strip Terminal Block, 10A, 2 Row(s), 1 Deck(s)

869-185/000-006 Parametric

Parameter NameAttribute value
MakerWAGO
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresFRONT ENTRY
Fastening methodSPRING LOADED
Manufacturer's serial number869
Installation typePANEL
Number of layers1
Rows2
Number of channels5
Rated current10 A
Rated voltage300 V
Terminal and terminal strip typesSTRIP TERMINAL BLOCK
Wire gauge12 AWG
Looking for Gosbell ABS-208 3330E+1108EGA+AV2020+3 crystals+12 pin panel upgrade program and data
As the title says, could any expert help me upload it? I have been reading Mongolian for about 10 days, and I would be very grateful!...
黄小明 Embedded System
Please help me make a video surveillance project based on FPGA at a high price.
[font=宋体][size=2]I want to make a video surveillance system based on FPGA. Just implement it on a development board. The EP2C8 development board. It is best to write it in Verilog. Image acquisition 3...
sishen100 FPGA/CPLD
Portability of djyos (V)
[b][color=#000000][font=Arial][font=Arial][size=5]3.[/size][/font] [/font][size=5][font=Arial]for[/font][font=新宋体]loop delay[/font][/size][/color][/b] [align=left][color=#000000] In some drivers, the ...
djyos Real-time operating system RTOS
Design and implementation of model machine! Conceive and design your own CPU, customize machine instructions, and complete multiplication functions with instructions
Design a model computer controlled by a microprogram. Organize the design drawings and other documents according to the design drawings, including: (1) general block diagram (data path diagram); (2) m...
jysong Embedded System
Moderators
Can you post some posts with real meaning? I'm eager to see some more technical ones....
goodboy Automotive Electronics
When drawing a multilayer board in Altium Designer, set blind and buried holes
[align=left][color=#000000][font=Calibri]Altium Designer Winter 09[/font][font=宋体]Set blind and buried vias when drawing multi-layer boards[/font][/color][/align] [align=left][color=#000000][font=宋体]W...
水牛 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 132  885  952  2250  2846  3  18  20  46  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号