EEWORLDEEWORLDEEWORLD

Part Number

Search

TS68020MR20

Description
HCMOS 32-bit Virtual Memory Microprocessor
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size1MB,45 Pages
ManufacturerAtmel (Microchip)
Download Datasheet Parametric View All

TS68020MR20 Overview

HCMOS 32-bit Virtual Memory Microprocessor

TS68020MR20 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAtmel (Microchip)
Parts packaging codePGA
package instructionPGA, PGA114,13X13MOD
Contacts114
Reach Compliance Codeunknow
ECCN code3A001.A.2.C
Address bus width32
bit size32
boundary scanNO
maximum clock frequency20 MHz
External data bus width32
FormatFIXED POINT
Integrated cacheYES
JESD-30 codeS-CPGA-P114
JESD-609 codee0
length34.544 mm
low power modeNO
Number of terminals114
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codePGA
Encapsulate equivalent codePGA114,13X13MOD
Package shapeSQUARE
Package formGRID ARRAY
power supply5 V
Certification statusNot Qualified
Maximum seat height4.75 mm
speed20 MHz
Maximum slew rate333 mA
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
technologyHCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationPERPENDICULAR
width34.544 mm
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR
Features
Object Code Compatible with Earlier TS68000 Microprocessors
Addressing Mode Extensions for Enhanced Support of High Level Languages
New Bit Field Data Type Accelerates Bit-oriented Application, i.e. Video Graphics
Fast on-chip Instruction Cache Speed Instructions and Improves Bus Bandwidth
Co-processor Interface to Companion 32-bit Peripherals: TS68881 and TS68882
Floating Point Co-processors
Pipelined Architecture with High Degree of Internal Parallelism Allowing Multiple
Instructions to be Executed Concurrently
High Performance Asynchronous Bus in Non-multiplexed and Full 32 Bits
Dynamic Bus Sizing Efficiently Supports 8-, 16-, 32-bit Memories and Peripherals
Full Support of Virtual Memory and Virtual Machine
Sixteen 32-bit General-purpose Data and Address Registers
Two 32-bit Supervisor Stack Pointers and 5 Special Purpose Control Registers
18 Addressing Modes and 7 Data Types
4-Gbyte Direct Addressing Range
Processor Speed: 16.67 MHz - 20 MHz - 25 MHz
Power Supply: 5.0 V
DC
± 10%
HCMOS 32-bit
Virtual Memory
Microprocessor
TS68020
Description
The TS68020 is the first full 32-bit implementation of the TS68000 family of micropro-
cessors. Using HCMOS technology, the TS68020 is implemented with 32-bit registers
and data paths, 32-bit addresses, a rich instruction set, and versatile addressing
modes.
Screening/Quality
This product is manufactured in full compliance with either:
MIL-STD-883 (class B)
DESC 5962 - 860320
or according to Atmel standards
See “Ordering Information” on page 43.
Pin connection: see page 3.
R suffix
PGA 114
Ceramic Pin Grid Array
F suffix
CQFP 132
Ceramic Quad Flat Pack
Rev. 2115A–HIREL–07/02
1
The origin and overview of C language
The C language was first introduced in the early 1970s. In 1978, ATT Bell Labs officially released the C language.BWKernighan and DMRitchit co-authored the famous book "THE C PROGRAMMING LANGUAGE". Us...
phoenixxz Programming Basics
Peregrine Programming Language - A Python-like language as fast as C
Hi everyone! My name is Ethan and I'm one of the 10 developers working on Peregrine. This post will go over some of the updates we've recently added to Peregrine.If you know Python, you know how easy ...
dcexpert MicroPython Open Source section
Xunwei 3399 development board Linux firmware compilation - install source code dependency package - compile Linux source code
1. Install Linux source code dependency packagesIf you are using an Ubuntu16.04 virtual machine image with a compiled environment, the Linux source code dependency packages have already been installed...
遥寄山川 ARM Technology
Can the signal tap in quarus ii copy multiple nodes
I have been using Xilinx's ISE for development before. When using chipscope to view waveforms, I can copy and regroup the probe signals, which is very convenient. Now I have just started using Quartus...
snowman3852 FPGA/CPLD
Pads 9.5 manufacturing problem inquiry
I want to make a component with a grounding copper foil under the CPU, but I don't want to remove the solder mask all over, and there is green paint solder mask on some parts. Is there a way to design...
bluemingchu PCB Design
My failed experience of cracking JLink
I ordered a version D of Jlink by mail, and tried to add a code to the upgraded .dll to read the contents of 0x00100000 flash, but it failed. I asked the seller for help, but he charged me for rewriti...
黑衣人 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1768  205  2623  1209  428  36  5  53  25  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号