OT PLD, 35ns, TTL, CDFP24, FP-24
| Parameter Name | Attribute value |
| Maker | AMD |
| Parts packaging code | DFP |
| package instruction | DFP, |
| Contacts | 24 |
| Reach Compliance Code | unknown |
| ECCN code | 3A001.A.2.C |
| maximum clock frequency | 15.4 MHz |
| JESD-30 code | R-GDFP-F24 |
| length | 15.57 mm |
| Dedicated input times | 10 |
| Number of I/O lines | 2 |
| Number of terminals | 24 |
| Maximum operating temperature | 125 °C |
| Minimum operating temperature | -55 °C |
| organize | 10 DEDICATED INPUTS, 2 I/O |
| Output function | MIXED |
| Package body material | CERAMIC, GLASS-SEALED |
| encapsulated code | DFP |
| Package shape | RECTANGULAR |
| Package form | FLATPACK |
| Programmable logic type | OT PLD |
| propagation delay | 35 ns |
| Certification status | Not Qualified |
| Maximum seat height | 2.286 mm |
| Maximum supply voltage | 5.5 V |
| Minimum supply voltage | 4.5 V |
| Nominal supply voltage | 5 V |
| surface mount | YES |
| technology | TTL |
| Temperature level | MILITARY |
| Terminal form | FLAT |
| Terminal pitch | 1.27 mm |
| Terminal location | DUAL |
| width | 10.465 mm |
京公网安备 11010802033920号
EEWORLD
