BR211-274 datasheet, PDF - EEWORLD Datasheet

BR211-274: DescriptionBreakover Diode, 274 V, SYMMETRICAL BOD; CategoryAnalog mixed-signal IC Trigger device; File Size29KB，1 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric View All

BR211-274 Overview

Breakover Diode, 274 V, SYMMETRICAL BOD

Parameter Name	Attribute value
Maker	NXP
package instruction	LONG FORM, O-LALF-W2
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum breakover voltage	274 V
Shell connection	ISOLATED
Configuration	SINGLE
Nominal holding current	150 mA
JESD-30 code	O-LALF-W2
Maximum non-repetitive peak forward current	40 A
Number of components	1
Number of terminals	2
Package body material	GLASS
Package shape	ROUND
Package form	LONG FORM
Certification status	Not Qualified
surface mount	NO
Terminal form	WIRE
Terminal location	AXIAL
Trigger device type	SYMMETRICAL BOD

VIVI did not do any bad block processing at all: I read the VIVI head.s section. Why is there no bad block processing operation? How can this be possible?...; kangkang Embedded System

DCO and FLL frequency advice: The model of the microcontroller is MSP430f449. When reading the document, there is such a paragraph------[/size][/font][font=宋体][size=4] [/size][/font] Resl1.0, Resl1.1, Resl1.2 control an internal r...; 470375939 Microcontroller MCU

What are the components FB1 and FB2 on the lpc824 DIP development board?: Recently I took a look at the information of the lpc824 DIP development board and found that there are two components FB1 and FB2 on the board, which are used to connect AGND and DGND. The schematic s...; bigbat NXP MCU

Typedef Summary Notes: [i=s] This post was last edited by paulhyde on 2014-9-15 09:04 [/i]My own summary of learning typedef, hope it is useful to everyone! :loveliness:...; cuizhihao Electronics Design Contest

Solution to the problem of not receiving a single data packet in time when the serial port baud rate is changed to 9600 in CC2530: When debugging CC2530, it is found that when the baud rate is changed to 9600, the receiving DMA will start when a single packet has only 3 bytes.Therefore, the data packet is forced to be split into ...; wateras1 RF/Wirelessly

Dear experts!!!! Please teach me how to use the FFT ip core of ise10.1. I keep getting errors.: I want to use an fft for frequency recognition. I encountered a problem when using ise10.1. I always get an error when calling the ip core. Please help me solve it~~~ Thank you...; hy_ever FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components