EEWORLDEEWORLDEEWORLD

Part Number

Search

SP1-011-S162/1-97/11

Description
Board Connector, 11 Contact(s), 1 Row(s), Male, Straight, 0.05 inch Pitch, Solder Terminal, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size310KB,1 Pages
ManufacturerE-tec Interconnect Ltd.
Environmental Compliance
Download Datasheet Parametric View All

SP1-011-S162/1-97/11 Overview

Board Connector, 11 Contact(s), 1 Row(s), Male, Straight, 0.05 inch Pitch, Solder Terminal, Black Insulator, Receptacle

SP1-011-S162/1-97/11 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerE-tec Interconnect Ltd.
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresROHS COMPLIANT
body width0.079 inch
subject depth0.189 inch
body length0.55 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (15)
Contact completed and terminatedTin (Sn)
Contact point genderMALE
Contact materialBRASS
contact modeRECTANGULAR
Contact resistance20 mΩ
Contact styleSQ PIN-SKT
Dielectric withstand voltage500VAC V
Insulation resistance1000000000 Ω
Insulator colorBLACK
insulator materialNYLON
JESD-609 codee3
Manufacturer's serial numberSP
Plug contact pitch0.05 inch
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number1
Number of rows loaded1
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
PCB contact patternRECTANGULAR
Plating thickness15u inch
Rated current (signal)1 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.224 inch
Terminal pitch1.27 mm
Termination typeSOLDER
Total number of contacts11
DSP-Sitara premium courses are coming soon!
[font=楷体,楷体_GB2312][size=6][color=red] Let me tell you in advance that TI's premium course - DSP-Sitara will be online tomorrow! Are you ready to start learning? [/color]:victory: [/size][/font]...
maylove DSP and ARM Processors
What is the difference between the RAM generated by the reg [] mem [] statement and the RAM generated by the IP core in terms of the resources used by the FPGA...
Is there any difference between the RAM generated by reg [] mem [] statement and the RAM generated by IP core in terms of using FPGA resources? Does the RAM generated by the former use the basic units...
kimi170 FPGA/CPLD
What are the conditions for enabling the serial port interrupt USART_INT_IDLE of GD32F103?
When I initialized UART, I added the idle setting. usart_enable(USART0);/* enable USART0 receive interrupt */ usart_interrupt_enable(USART0, USART_INT_RBNE); usart_interrupt_enable(USART0, USART_INT_I...
bigbat Domestic Chip Exchange
Design of large LED display system based on FPGA+MCU
The traditional large-scale LED display system uses MCU, ARM or PLD as the core control chip. The design and implementation of the LED display control system with FPGA as the core is relatively comple...
Aguilera DSP and ARM Processors
DCDC, 24V to 12V
The car power supply needs to convert 24V to 12v, which can be achieved using DCDC!...
9526tao Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 202  650  1298  906  492  5  14  27  19  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号