EEWORLDEEWORLDEEWORLD

Part Number

Search

V58C2512404SDUI75H

Description
DDR DRAM, 128MX4, CMOS, PDSO66, 0.400 INCH, ROHS COMPLIANT, PLASTIC, MS-024FC, TSOP2-66
Categorystorage    storage   
File Size1MB,61 Pages
ManufacturerProMOS Technologies Inc
Environmental Compliance
Download Datasheet Parametric View All

V58C2512404SDUI75H Overview

DDR DRAM, 128MX4, CMOS, PDSO66, 0.400 INCH, ROHS COMPLIANT, PLASTIC, MS-024FC, TSOP2-66

V58C2512404SDUI75H Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerProMOS Technologies Inc
Parts packaging codeTSSOP2
package instructionTSOP2,
Contacts66
Reach Compliance Codecompliant
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-PDSO-G66
length22.22 mm
memory density536870912 bit
Memory IC TypeDDR DRAM
memory width4
Number of functions1
Number of ports1
Number of terminals66
word count134217728 words
character code128000000
Operating modeSYNCHRONOUS
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
organize128MX4
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.2 mm
self refreshYES
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width10.16 mm
V58C2512(804/404/164)SD
HIGH PERFORMANCE 512 Mbit DDR SDRAM
4 BANKS X 16Mbit X 8 (804)
4 BANKS X 32Mbit X 4 (404)
4 BANKS X 8Mbit X 16 (164)
4
DDR500
Clock Cycle Time (t
CK2
)
Clock Cycle Time (t
CK2.5
)
Clock Cycle Time (t
CK3
)
System Frequency (f
CK max
)
-
-
4ns
250 MHz
5
DDR400
7.5ns
6ns
5ns
200 MHz
6
DDR333
7.5ns
6ns
-
166 MHz
75
DDR266
-
7.5ns
-
133 MHz
Features
-
-
-
-
-
-
Description
The V58C2512(804/404/164)SD is a four bank DDR
DRAM organized as 4 banks x 16Mbit x 8 (804), 4 banks x
32Mbit x 4 (404), 4 banks x 8Mbit x 16 (164). The
V58C2512(804/404/164)SD achieves high speed data
transfer rates by employing a chip architecture that
prefetches multiple bits and then synchronizes the output
data to a system clock.
All of the control, address, circuits are synchronized
with the positive edge of an externally supplied clock. I/O
transactions are occurring on both edges of DQS.
Operating the four memory banks in an interleaved
fashion allows random access operation to occur at a
higher rate than is possible with standard DRAMs. A se-
quential and gapless data rate is possible depending on
burst length, CAS latency and speed grade of the device.
-
-
-
-
-
-
-
-
-
-
-
-
-
High speed data transfer rates with system frequency
up to 250MHz
Data Mask for Write Control
Four Banks controlled by BA0 & BA1
Programmable CAS Latency: 2, 2.5, 3
Programmable Wrap Sequence: Sequential
or Interleave
Programmable Burst Length:
2, 4, 8 for Sequential Type
2, 4, 8 for Interleave Type
Automatic and Controlled Precharge Command
Power Down Mode
Auto Refresh and Self Refresh
Refresh Interval: 8192 cycles/64 ms
Available in 60 Ball FBGA and 66 Pin TSOP II
SSTL-2 Compatible I/Os
Double Data Rate (DDR)
Bidirectional Data Strobe (DQS) for input and output
data, active on both edges
On-Chip DLL aligns DQ and DQs transitions with CK
transitions
Differential clock inputs CK and CK
Power Supply 2.5V ± 0.2V
tRAS lockout supported
Concurrent auto precharge option is supported
Device Usage Chart
Operating
Temperature
Range
0°C to 70°C
-40°C to 85°C
Package Outline
JEDEC 66 TSOP II
60 FBGA
CK Cycle Time (ns)
-4
Power
-75
-5
-6
Std.
L
Temperature
Mark
Blank
I
V58C2512(804/404/164)SD Rev.1.8 September 2010
1
China Satellite Navigation Technology and Application Achievements Exhibition
China Satellite Navigation Technology and Application Achievement Exhibition Exhibition Overview▼ China Satellite Navigation Technology and Application Achievement Exhibition (CSNE) was founded in 201...
中国卫星导航 TI Technology Forum
Analysis Problem of Two Operational Amplifier Circuits
1. As shown in the circuit above (1), the Vbus bus DC voltage passes through several step-down resistors to form the Vbus1 signal, which is then output by the op amp. This is a proportional reverse ou...
shaorc Analog electronics
【pyboardCN V2】Discussion on extended interface
I have been busy these days, so the progress is a bit slow. I plan to release the core board part on the weekend, so you can take a look and discuss it together. In addition, regarding the expansion i...
dcexpert MicroPython Open Source section
How to modify static IP and DNS in EK200 linux3.14.52 (permanent effect)
[color=#ff0000][color=darkslategray] Question: I need to set static IP and DNS on EK200. (linux3.14.52 kernel, burned file system is distro-fsl-image-qt5.tar.bz2) Some time ago, there was a post "EK20...
明远智睿Lan Integrated technical exchanges
Common electronic components testing methods and experience
Everyone, please take a look. I think it is good. [[i] This post was last edited by wzc_1984 on 2008-11-4 19:27 [/i]]...
wzc_1984 Analog electronics
Who has an idle PICKIT3 programmer?
Does anyone have an idle PICKIT3 programmer? I want to play with microchip films recently....
elvike Buy&Sell

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1780  2537  801  829  122  36  52  17  3  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号