HC49-3H/2C4BFFREQ4 datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> HC49-3H/2C4BFFREQ4

HC49-3H/2C4BFFREQ4: DescriptionParallel - Fundamental Quartz Crystal, 7.0001MHz Min, 10MHz Max; CategoryPassive components Crystal/resonator; File Size47KB，1 Pages; ManufacturerGolledge Electronics; Websitehttp://www.golledge.com/; Environmental Compliance

Download Datasheet Parametric View All

HC49-3H/2C4BFFREQ4 Overview

Parallel - Fundamental Quartz Crystal, 7.0001MHz Min, 10MHz Max

HC49-3H/2C4BFFREQ4 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Golledge Electronics
Reach Compliance Code	compliant
Other features	TAPE AND REEL
Ageing	3 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.01%
frequency tolerance	20 ppm
load capacitance	12 pF
Manufacturer's serial number	HC49-3H
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	10 MHz
Minimum operating frequency	7.0001 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
physical size	L11.05XB4.65XH2.5 (mm)/L0.435XB0.183XH0.098 (inch)
Series resistance	70 Ω
surface mount	NO

Preview

Download Datasheet

View All

Low Profile Crystal

HC49-4H & HC49-3H

Specifications

HC49-4H: 3.5mm maximum height

HC49-3H: 2.5mm maximum height

Parameters

Package:

2.50

(max)

0.43Ø

12.00

(min)

12.00

(min)

Product

HC49-4H

HC49-3H

Option

Code

HC49-4H

HC49-3H

3.50*

(max)

0.43Ø

Frequency range:

1.0MHz

3.2768 ~ 90.0MHz

3.579 ~ 90.0MHz

Calibration tolerance:

±20ppm

±30ppm

±50ppm

Other values (±10ppm ~ ±100ppm)

±30ppm

±50ppm

±100ppm

Other values (±10ppm ~ ±100ppm)

specify

4.88

4.65

11.05

4.88

4.65

11.05

Temperature stability:

HC49-4H

*1.0MHz HC49-4H height is 4.00 (max)

HC49-3H

Scale 1:1

Features

Industry standard HC49 footprint

Fundamental mode available up to 50.0MHz

Comprehensive stock of standard frequencies

Low profile for close board stacking

Operating temperature range:

-10 to +60°C

-20 to +70°C

-30 to +80°C

-40 to +85°C

Other values

Circuit condition:

12pF

16pF

18pF

20pF

30pF

Other values

Fundamental

3rd overtone

Oscillation mode:

Equivalent series resistance (max):

3000 (1.0MHz)

200 (>3.2 ~ 3.5MHz)

150 (>3.5 ~ 4.0MHz)

120 (>4.0 ~ 4.4MHz)

100 (>4.4 ~ 7.0MHz)

70 (>7.0 ~ 10.0MHz)

50 (>10.0 ~ 50.0MHz, fund)

100 (>25.0 ~ 90.0MHz, 3rd OT)

Static capacitance (C

Ageing:

7pF max

±3ppm max first year

100µW

Test drive level:

Standard.

Optional - Please specify required code(s) when ordering

Ordering Information

Product name + frequency + specification code

eg:

HC49-4H/351DF 18.4320MHz

30/50/10/16-F

HC49-3H/232S3 48.0MHz

20/30/20/S-3

Insulating washers and mounting clips available. See our website

for details.

Available on T&R - 1k pcs per reel.

Centre ground lead available on request.

Refer to our website for T&R and soldering details.

IMPORTANT: Not normally available in small quantities of

non-standard frequencies. Please check with us before ordering.

Tel:

+44 1460 256 100

03 Oct 2011

Fax:

+44 1460 256 101

E-mail:

sales@golledge.com

Web:

www.golledge.com

Recommended Resources

Induction protection safety power socket circuit diagram

Double tube energy saving lamp electronic ballast

Delayed lights-out pull switch circuit (1)

Average minus minimum comparison circuit diagram

High precision linear amplifier circuit

Walkman installed with wireless repeater circuit

PLL settings for st7LITE05: I can't find the PLL selection byte in the ST7FLITE05.H header file of st7lite05. How can I solve this problem? How can I implement PLL to make the CPU work at 8MHz?...; xia_23 stm32/stm8

Ask for help from a master to assemble PIC12F: 12F629, I am a novice, I wrote a program to require GP0 to detect input, then GP1 output. START CLRF GPIO ; Initialize GPIO BCF STATUS, RP0 ; Select Bank0 MOVLW 07h ; Set GP to digital IO MOVWF CMCON ...; dtxiaozilong Microchip MCU

[FPGA learning series - AS and JTAG, sof and pof]: [align=left][size=6]Because FPGA is an SRAM structure, which is different from the ROM structure of CPLD, the FPGA code is lost after power failure, and an external configuration chip is required. Whe...; 白丁 FPGA/CPLD

【Play with C2000 Launchpad】Rookie LESSON9-Clock: Clock is an indispensable part of DSP and a necessary condition for its operation. Clock input: There are many clock options for the 280x series DSP, including: (1) Crystal input through X1 and X2: CL...; 常见泽1 Microcontroller MCU

IC design solutions for the future: [table][tr][td][align=center][size=16px]Future-oriented [url=http://www.szhexian.cn/][b][color=#599100]IC[/color][/b][/url] design solutions[/size][/align]With the rapid development of the integrated ...; cobble1 FPGA/CPLD

[Help] What is the difference between "pend" and "suspend"?: The English meanings of these two words are similar. I still can't figure out the difference between these two task states after reading Kong Xiangying's book. The results of Google are not the same. ...; moto8088 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components