EEWORLDEEWORLDEEWORLD

Part Number

Search

75D75W112P

Description
CAP,CERAMIC,1.1NF,7.5KVDC,0% -TOL,100% +TOL,X7R TC CODE,-15,15% TC
CategoryPassive components    capacitor   
File Size104KB,2 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Download Datasheet Parametric View All

75D75W112P Overview

CAP,CERAMIC,1.1NF,7.5KVDC,0% -TOL,100% +TOL,X7R TC CODE,-15,15% TC

75D75W112P Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerKEMET
package instruction, 7528
Reach Compliance Codenot_compliant
ECCN codeEAR99
capacitance0.0011 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high20.32 mm
JESD-609 codee0
length19.05 mm
Manufacturer's serial numberD
negative tolerance
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formRadial
method of packingBulk
positive tolerance100%
Rated (DC) voltage (URdc)7500 V
seriesD
size code7528
Temperature characteristic codeX7R
Temperature Coefficient-/+15ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Terminal pitch9.525 mm
width7.11 mm
High Voltage
Disc Ceramic Capacitor
D Series
FEATURES
Disc ceramic capacitors made under strict quality control proce-
dures are a reliable component. Special attention is given to the
ceramic pressing operation to assure high and uniform ceramic
density.
These parts are manufactured for the quality conscious customer.
Parts are available screened to MIL-PRF-49467 established relia-
bility specification.
CAPACITOR OUTLINE DRAWING
INSTALLATION
Higher-voltage parts may require further encapsulation to prevent surface breakdown. Parts should be cleaned and oven dried
at 85°C before further encapsulation. Silicone rubbers or an epoxy may be used. De-airing of encapsulants is recommended.
We recommend that a heat sink be attached to the lead between the soldering iron and the capacitor during installation sol-
dering. Testing of higher-voltage parts before encapsulation may be done in a suitable dielectric fluid such as Freon.
DIELECTRIC COMPARISON
CERAMIC TYPE
Dissipation Factor
Temperature Coefficient
Voltage Coefficient
Dielectric Withstanding
Voltage Test
Insulation Resistance
(25ºC)
Operating Temperature
Range (rated voltage)
Thickness:
Inches (mm) max.
3kV
5kV
7.5kV
10kV
15kV
20kV
30kV
40kV
50kV
=
=
=
=
=
=
=
=
=
C0G (NP0)
0.1%
±30ppm/ºC
0
3 to 15kV at 1.5x rated,
20 to 50kV at rated +10kV
100k megohms or
1k megohms-μF,
whichever is less
-55ºC to +125ºC
0.15
0.20
0.28
0.35
0.45
0.55
0.95
1.20
1.50
(3.81)
(5.08)
(7.11)
(8.89)
(11.43)
(13.97)
(24.13)
(30.48)
(38.10)
X7R
2.5%
±15%
-20%
3 to 15kV at 1.5x rated,
20 to 50kV at rated +10kV
100k megohms or
1k megohms-μF,
whichever is less
-55ºC to +125ºC
X5U
2.5%
+22% -56%
N/A
3 to 15kV at 1.5x rated,
20 to 50kV at rated +10kV
10k megohms or
100 megohms-μF,
whichever is less
-55ºC to +85ºC
Lead Type:
Solder plated, copper-clad steel (CCFE)-
D30, D40: 0.025” (22GA)
D50 & Larger: 0.032” (20GA)
PART NUMBER AND ORDERING INFORMATION
30
Voltage
30 =3000V
100 =10,000V
etc.
D50
W
122
M
M
Q
No Leads
Add to part number if required
Group A Screening*
Add to part number if required
*MIL-PRF-49467 (subgroup 1)
except Corona
Style
D50, etc.
Dielectric
N = C0G (NP0)
W = X7R
Y = X5U
Tolerance
MARKING
(D30)
301M
3kV
KEC
Date Code
(All Other Sizes)
D50W122M
3kV
KEC
Date Code
J = ±5% C0G (NP0)
K = ±10%
M = ±20%
P = 0/+100%
Z = -20%/+80%
Capacitance Value
First two digits are significant,
last digit is number of zeroes,
i.e., 472=4700pF
© KEMET Electronics Corporation • PO Box 5928 • Greenville, SC 29606 • www.kemet.com
49
After wince is up, it freezes after one click. Please help analyze the reason
This is the information printed by the serial port RomBOOT>By www.mcuzone.com ...Master Clock is ???????? Hz ?FMD_DirectRead lasted 0 ms for 0x46 bytes (timer granularity is 400) Press [ENTER] to laun...
abcdtemp Embedded System
How to write a delay program
I want to make a circuit that delays turning off the radio. I already have the circuit diagram, but I don't know how to write the delay program (I want a 30-minute delay)...
北夷蛮荒 51mcu
Cyclone 5 FPGA configuration pin status issue:
[align=left][font=宋体][size=11.0pt]Board introduction: FPGA is configured through ARM in PS configuration mode; the whole circuit design is normal, and other boards have been running normally. The prob...
liangtao24 FPGA/CPLD
Computer-aided Design of Frequency Capture Process of Phase-locked Loop
[Abstract] Based on the mathematical analysis of the frequency capture process of a phase-locked loop, the basic method and calculation procedure for simulating the frequency capture process of a phas...
JasonYoo Analog electronics
Practical 4~20mA input/0~5V output I/V conversion circuit
[b]The simplest 4-20mA input/5V output I/V conversion circuit[/b] When interfacing with a current output sensor, in order to convert the 1-10mA or 4-20mA current signal output by the sensor (transmitt...
电子大拿 Industrial Control Electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 147  1644  2632  2176  405  3  34  53  44  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号