EEWORLDEEWORLDEEWORLD

Part Number

Search

1812M221F250BT

Description
Ceramic Capacitor, Multilayer, Ceramic, 25V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.00022uF, Surface Mount, 1812, CHIP
CategoryPassive components    capacitor   
File Size100KB,2 Pages
ManufacturerNovacap
Websitehttps://www.novacap.eu/en/
Environmental Compliance  
Download Datasheet Parametric View All

1812M221F250BT Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.00022uF, Surface Mount, 1812, CHIP

1812M221F250BT Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerNovacap
package instruction, 1812
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.00022 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee3
Manufacturer's serial number1812
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR
positive tolerance1%
Rated (DC) voltage (URdc)25 V
size code1812
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceTin (Sn)
Terminal shapeWRAPAROUND
NOVACAP MAGNETIC FREE COMMERCIAL COG
NOVACAP manufactures surface mount capacitors that are
completely magnetic free. These capacitors are designed to operate
in magnetic free environments such as Magnetic Resonance Imaging
0
25
50
75
125
175
200
(MRI) and Nuclear Magnetic Resonance
100
(NMR) systems. Copper
-7.6
0
12
13
8
barrier terminations are
5
available
9
soldering applications
10.5
for
and
palladium silver terminations for conductive epoxy. Please consult
the factory for additional case sizes or custom designs.
H
-55
-25
-25
-15.6
250
5
COG
CAPACITANCE & VOLTAGE SELECTION
3 digit code: two significant digits, followed by number of zeros eg: 473 = 47,000 pF
SIZE
Min Cap
Tmax
16V
25V
50V
100V
200V
250V
300V
400V
500V
600V
800V*
1000V*
1500V*
2000V*
3000V*
4000V*
5000V*
0402
0R3
0.024
470
390
330
330
180
120
0504
0R5
0.044
561
471
391
391
221
121
0603
0R3
0.035
271
221
181
181
101
680
0805
0R5
0.054
122
102
821
821
391
271
181
181
181
151
151
820
1206
2R0
0.064
272
272
222
182
102
821
471
391
391
331
331
181
101
680
1210
5R0
0.065
562
562
472
392
222
152
102
821
821
681
681
471
271
151
1808
5R0
0.065
562
562
472
332
182
152
102
102
102
821
821
471
271
181
820
390
1812
100
0.065
103
103
682
562
392
272
222
222
222
182
182
102
561
391
181
101
1825
150
0.080
223
223
223
153
103
822
472
472
472
392
392
222
122
561
271
121
820
2221
270
0.080
183
183
183
123
822
682
472
472
472
392
392
222
102
561
221
121
820
2225
270
0.080
223
223
223
153
123
822
682
682
682
562
562
332
152
821
331
181
121
MAX CAP & VOLTAGE
SIZE
DIMENSION
INCHES(MM)
0402
.020 (.508)
.024 (.610)
.010 (.254)
0504
.050 (1.27)
.040 (1.02)
.044 (1.12)
.014 (.356)
.006 (.152)
.006 (.152)
.006 (.152)
0603
.060 (1.52)
.030 (.762)
.035 (.889)
.014 (.356)
.006 (.152)
.006 (.152)
.006 (.152)
0805
.080 (2.03)
.050 (1.27)
.054 (1.37)
.020 (.508)
.008 (.203)
.008 (.203)
.010 (.254)
1206
.125 (3.18)
.060 (1.52)
.064 (1.63)
.020 (.508)
.008 (.203)
.008 (.203)
.010 (.254)
1210
.125 (3.18)
.100 (2.54)
.065 (1.65)
.020 (.508)
.008 (.203)
.008 (.203)
.010 (.254)
1808
.180 (4.57)
.080 (2.03)
.065 (1.65)
.024 (.610)
.012 (.305)
.008 (.203)
.014 (.356)
1812
.180 (4.57)
.125 (3.18)
.065 (1.65)
.024 (.610)
.012 (.305)
.008 (.203)
.014 (.356)
1825
.180 (4.57)
.250 (3.18)
.080 (2.03)
.024 (.610)
.012 (.305)
.015 (.381)
.014 (.356)
2221
.220 (5.59)
.210 (5.33)
.080 (2.03)
.030 (.762)
.015 (.381)
.015 (.381)
.015 (.381)
2225
.220 (5.59)
.250 (3.18)
.080 (2.03)
.030 (.762)
.015 (.381)
.015 (.381)
.015 (.381)
LENGTH L
.040 (1.02)
WIDTH W
T MAX
MB
TOLERANCE +/-
INCHES(MM)
LENGTH L
.004 (.102)
WIDTH W
MB
.004 (.102)
.006 (.152)
About $random to generate random numbers
reg[7:0] a;a={$random}%256;In this case, shouldn't the value range of a be 0~255? But why do negative numbers appear when I simulate in modelsim?...
超自然 FPGA/CPLD
[Ateli Development Board AT32F421 Review] -TEST03 ADC Test
[i=s]This post was last edited by Gen_X on 2021-4-30 21:04[/i]Condition: Arteli development board AT32F421 MCU clock 120Mz, ADC clock 10Mz (maximum 28MHz, with plenty of margin). Input: ADC1 first cha...
Gen_X Domestic Chip Exchange
LM3s9L97 UART cannot send! Please help
I DIYed a board with LM3S9L97. Now the LED can flash, but now when I connect to the serial port, I don't know why I can't send data! Please give me some advice. Attached below is the program and the s...
轻轨002 Microcontroller MCU
There is no GND in the PCB network marking
Can anyone tell me: I clearly placed the GND network mark when I drew the schematic, but there is no GND network mark in the network report or PCB? I wonder if anyone knows what the reason is? Thank y...
ben007sky2003 PCB Design
Spartan6 Hardcore MCB Control
I use the hard-core controller embedded in Spartan6 to control DDR3 memory, and use MIG3.5 to generate the interface. The user interface is three FIFOs. I have referred to the timing control of ug388,...
eeleader FPGA/CPLD
[Decryption 10] Wireless remote control tank DIY based on 51 single chip microcomputer - turret structure and assembly
[font=微软雅黑][size=3] Last time, I introduced metal processing. I originally planned to introduce non-metal manual processing methods. However, the brother in the team who is responsible for the structu...
@ZiShi DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1382  2228  1668  714  610  28  45  34  15  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号