EEWORLDEEWORLDEEWORLD

Part Number

Search

A-42226-0284

Description
2.54mm (.100) Pitch KK® Header, Breakaway, Right Angle, with Plastic Polarizing Peg, 4 Circuits, 0.76μm (30μ) Gold (Au) Selective Plating, with Backwalls Removed
File Size223KB,9 Pages
ManufacturerMolex
Websitehttps://www.molex.com/molex/home
Download Datasheet Compare View All

A-42226-0284 Overview

2.54mm (.100) Pitch KK® Header, Breakaway, Right Angle, with Plastic Polarizing Peg, 4 Circuits, 0.76μm (30μ) Gold (Au) Selective Plating, with Backwalls Removed

This document was generated on 04/19/2010
PLEASE CHECK WWW.MOLEX.COM FOR LATEST PART INFORMATION
Part Number:
Status:
Description:
0022282049
Active
2.54mm (.100") Pitch KK® Header, Breakaway, Right Angle, with Plastic Polarizing
Peg, 4 Circuits, 0.76µm (30µ") Gold (Au) Selective Plating, with Backwalls Removed
Documents:
3D Model
Packaging Specification (PDF)
Drawing (PDF)
Product Specification PS-10-07 (PDF)
RoHS Certificate of Compliance (PDF)
Series
Agency Certification
CSA
UL
LR19980
E29179
image - Reference only
EU RoHS
China RoHS
ELV and RoHS
Compliant
REACH SVHC
Contains SVHC: No
Halogen-Free
Status
Not Reviewed
Need more information on product
environmental compliance?
Email productcompliance@molex.com
For a multiple part number RoHS Certificate of
Compliance, click here
Please visit the Contact Us section for any
non-product compliance questions.
General
Product Family
Series
Application
Comments
Product Name
PCB Headers
42226
Wire-to-Board
Backwalls Removed
KK®
Physical
Breakaway
Circuits (Loaded)
Circuits (maximum)
Color - Resin
Durability (mating cycles max)
Flammability
Glow-Wire Compliant
Lock to Mating Part
Material - Metal
Material - Plating Mating
Material - Plating Termination
Material - Resin
Number of Rows
Orientation
PC Tail Length (in)
PC Tail Length (mm)
PCB Locator
PCB Retention
PCB Thickness Recommended (in)
PCB Thickness Recommended (mm)
Packaging Type
Pitch - Mating Interface (in)
Pitch - Mating Interface (mm)
Plating min: Mating (µin)
Plating min: Mating (µm)
Plating min: Termination (µin)
Plating min: Termination (µm)
Polarized to Mating Part
Polarized to PCB
Shrouded
Stackable
Temperature Range - Operating
Termination Interface: Style
Yes
4
4
Black
100
94V-0
No
None
Brass
Gold
Tin
Nylon
1
Right Angle
0.120 In
3.05 mm
No
None
0.062 In
1.60 mm
Bag
0.100 In
2.54 mm
30
0.75
100
2.5
No
No
No
No
0°C to +75°C
Through Hole
Search Parts in this Series
42226Series
Mates With
2695 , 6471 , 7880 , 4455 , 7720

A-42226-0284 Related Products

A-42226-0284 42226-0284
Description 2.54mm (.100) Pitch KK® Header, Breakaway, Right Angle, with Plastic Polarizing Peg, 4 Circuits, 0.76μm (30μ) Gold (Au) Selective Plating, with Backwalls Removed 2.54mm (.100) Pitch KK® Header, Breakaway, Right Angle, with Plastic Polarizing Peg, 4 Circuits, 0.76μm (30μ) Gold (Au) Selective Plating, with Backwalls Removed
TI June Embedded Theme Month Live Broadcast, Every Session is Wonderful and Brings Good Luck
[size=3]Event details>>[url=https://www.eeworld.com.cn/huodong/TI_EP_month_Webinar_201806/][b][color=#0000ff][backcolor=transparent][font=宋体]The second wave[/font][/backcolor][backcolor=transparent][f...
EEWORLD社区 TI Technology Forum
A novice needs help. How can I achieve the output of positive and negative 375V DC from the front-end transformer through a rectifier bridge or other circuits?
[color=#333333][font=Arial, 微软雅黑][size=14px]RT, now I am making a power transmission module. The module output needs to be in the form of positive and negative 375V. It can output +375V and -375V sepa...
jnsun007 Power technology
12-Lead ECG Reference Design
>>12-lead ECG reference design [media=x,500,375]http://v.youku.com/v_show/id_XNzkyODQ0NDg4.html[/media]...
雨中 ADI Reference Circuit
430 and PC serial port communication
How to connect MSP430F149 to PC via USB to serial port...
123xt Microcontroller MCU
FPGA DSP communication, using EMIF interface
Has anyone done FPGA-DSP communication? I use the EMIF interface. I use the internal fifo on the FPGA. How do I connect the fifo interface to the DSP pins? My current result is that the receiving is n...
wangyaoli FPGA/CPLD
Several classic FPGA verification books
SystemVerilog is a hardware description and verification language (HDVL). It is based on the IEEE1364-2001 Verilog hardware description language (HDL) and has been extended to include C language data ...
arui1999 Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1851  2576  261  2560  1187  38  52  6  24  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号