SI51211-A11071-GM datasheet, PDF

Datasheet> All Categories > logic> logic> SI51211-A11071-GM

SI51211-A11071-GM: DescriptionPLL Based Clock Driver,; Categorylogic logic; File Size396KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric Compare View All

SI51211-A11071-GM Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SI51211-A11071-GM	-	-	View	Buy Now

SI51211-A11071-GM Overview

PLL Based Clock Driver,

SI51211-A11071-GM Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	,
Reach Compliance Code	unknown
Samacsys Description	Three Output Factory Programmable Clock Generator, TDFN8
Logic integrated circuit type	PLL BASED CLOCK DRIVER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Maximum time at peak reflow temperature	NOT SPECIFIED

Preview

Download Datasheet

View All

Si51211 Data Sheet

Three Output Factory Programmable Clock Generator

The factory programmable Si51211 is a low power, small footprint and frequency flexible

programmable clock generator targeting low power, low cost and high volume consumer

and embedded applications. The device operates from a single crystal or an external

clock source and generates 1 to 3 outputs up to 170 MHz. The device is factory pro-

grammed to provide customized output frequencies and control input such as frequency

select, spread spectrum on, power down and output enable. Center spread spectrum

can also be programmed to reduce EMI to meet board level system requirements.

Applications

• Crystal/XO replacement

• EMI reduction

• Portable devices

• Digital still camera

• IP phone

• Smart meter

KEY FEATURES

• Generates up to 3 CMOS clock outputs

from 3 to 170 MHz

• Accepts crystal or reference clock input

• 3 to 165 MHz reference clock input

• 8 to 48 MHz crystal input

• Programmable FSEL, SSONb, PD, and OE

input functions

XIN/

CLKIN

PLL with

Modulation

Control

Buffers,

Dividers,

and

Switch

Matrix

SSCLK1/

REFCLK/

OE/FSEL/

SSONb

XOUT 2

VDDO 8

VDD 1

To Pin 7

V-REG

To Core

Programmable

Configuration

SSCLK2/

6 OE/SSONb/PD

To Pin 4 and Pin 6

VSS 5

SSCLK3

(VDDO)

silabs.com

| Smart. Connected. Energy-friendly.

Rev. 1.0

SI51211-A11071-GM Related Products

	SI51211-A11071-GM	SI51211-A05872-GMR	SI51211-A08088-GMR	SI51211-A08487-GMR	SI51211-A05872-GM	SI51211-A08088-GM	SI51211-A08487-GM
Description	PLL Based Clock Driver,	3-OUTPUT PROGRAMMABLE CLOCK GENE	3-OUTPUT PROGRAMMABLE CLOCK GENE	3-OUTPUT PROGRAMMABLE CLOCK GENE	3-OUTPUT PROGRAMMABLE CLOCK GENE	3-OUTPUT PROGRAMMABLE CLOCK GENE	3-OUTPUT PROGRAMMABLE CLOCK GENE

Recommended Resources

Ordinary optocoupler isolation circuit

Chopping method reverse bias circuit

Zero type rectifier and voltage stabilizing circuit

Simple sinusoidal signal generator circuit with small distortion

Multivibrator composed of FXl39

Computer motherboard circuit diagram 430TX_24

DSP chip selection: [font=Arial]When designing a DSP application system, the selection of DSP chips is a very important step. Only after the DSP chip is selected can the peripheral circuits and other circuits of the syst...; bolibo123 DSP and ARM Processors

【Learning experience wireless】About Bluetooth 4.0 dual-mode and single-mode: Bluetooth 4.0 is a supplement to the Bluetooth 3.0+HS specification, and is divided into dual-mode and single-mode. Bluetooth 4.0 dual-mode is backward compatible with Bluetooth 3.0 and Bluetooth 2.1;...; Sur Wireless Connectivity

EEWORLD University Hall----ADC input drive circuit: ADC input driver circuit : https://training.eeworld.com.cn/course/4426...; hi5 Talking

STEVAL-IDB007V1 transparent transmission demonstration operation process and required software resource download: [font=微软雅黑][size=4][b]The content of this article is provided by ST official engineers, and we hereby declare and thank them. [/b] [b]The first step[/b] Download the Chat Server project in the navigat...; nmg ST - Low Power RF

The problem of intermittent calls in frequency hopping system: I am developing a 2.4G digital cordless phone that uses a closed-loop frequency hopping system. When the communication distance is relatively short (the signal power should be fine), if I stand still,...; fengjianshui RF/Wirelessly

TI 2014 new information, current monitoring: [font=Microsoft Yahei, Hei, Tahoma, SimHei, sans-serif][size=3][b]TI 2014 new information, current monitoring[/b][/size][/font] [font=Microsoft Yahei, Hei, Tahoma, SimHei, sans-serif][size=3][b] [/b][...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components