SI5341B-D10442-GM datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> SI5341B-D10442-GM

SI5341B-D10442-GM: DescriptionProcessor Specific Clock Generator,; CategoryThe embedded processor and controller Microcontrollers and processors; File Size5MB，53 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

SI5341B-D10442-GM Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SI5341B-D10442-GM	-	-	View	Buy Now

SI5341B-D10442-GM Overview

Processor Specific Clock Generator,

SI5341B-D10442-GM Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	HVQCCN,
Reach Compliance Code	unknown
JESD-30 code	S-XQCC-N64
length	9 mm
Humidity sensitivity level	2
Number of terminals	64
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output clock frequency	350 MHz
Package body material	UNSPECIFIED
encapsulated code	HVQCCN
Package shape	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260
Master clock/crystal nominal frequency	750 MHz
Maximum seat height	0.9 mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	40
width	9 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, PROCESSOR SPECIFIC

Preview

Download Datasheet

View All

Si5341/40 Rev D Data Sheet

Low-Jitter, 10 or 4-Output, Any-Frequency, Any-Output Clock

Generator

The any-frequency, any-output Si5341/40 clock generators combine a wide-band PLL

with proprietary MultiSynth

™

fractional synthesizer technology to offer a versatile and

high performance clock generator platform. This highly flexible architecture is capable

of synthesizing a wide range of integer and non-integer related frequencies up to 1

GHz on 10 differential clock outputs while delivering sub-100 fs rms phase jitter per-

formance with 0 ppm error. Each of the clock outputs can be assigned its own format

and output voltage enabling the Si5341/40 to replace multiple clock ICs and oscillators

with a single device making it a true "clock tree on a chip."

The Si5341/40 can be quickly and easily configured using ClockBuilderPro software.

Custom part numbers are automatically assigned using a

ClockBuilder Pro

™

for fast,

free, and easy factory pre-programming or the Si5341/40 can be programmed via I2C

and SPI serial interfaces.

KEY FEATURES

• Generates any combination of output

frequencies from any input frequency

• Ultra-low jitter of 90 fs rms

• Input frequency range:

• External crystal: 25 to 54 MHz

• Differential clock: 10 to 750 MHz

• LVCMOS clock: 10 to 250 MHz

• Output frequency range:

• Differential: 100 Hz to 1028 MHz

• LVCMOS: 100 Hz to 250 MHz

• Highly configurable outputs compatible with

LVDS, LVPECL, LVCMOS, CML, and HCSL

with programmable signal amplitude

• Si5341: 4 input, 10 output, 64-QFN 9x9 mm

• Si5340: 4 input, 4 output, 44-QFN 7x7 mm

Applications:

• Clock tree generation replacing XOs, buffers, signal format translators

• Any-frequency clock translation

• Clocking for FPGAs, processors, memory

• Ethernet switches/routers

• OTN framers/mappers/processors

• Test equipment and instrumentation

• Broadcast video

25-54 MHz XTAL

4 Input

Clocks

IN0

IN1

IN2

OSC

÷INT

PLL

MultiSynth

÷INT

Zero Delay

OUT0

OUT1

Si5340

Up to 10

Output Clocks

OUT2

OUT3

OUT4

OUT5

OUT6

OUT7

Si5341

OUT8

OUT9

FB_IN

Status Flags

I2C / SPI

÷INT

Status Monitor

Control

NVM

÷INT

silabs.com

| Smart. Connected. Energy-friendly.

Rev. 1.0

Si5341/40 Rev D Data Sheet

Functional Description

3. Functional Description

The Si5340/41-D combines a wide band PLL with next generation MultiSynth technology to offer the industry's most versatile and high

performance clock generator. The PLL locks to either an external

crystal

between XA/XB or to an external

clock

connected to XA/XB

or IN0, 1, 2. A fractional or integer multiplier takes the selected input clock or cystal frequency up to a very high frequency that is then

divided by the MultiSynth output stage to any frequency in the range of 100 Hz to 1 GHz on each output. The MultiSynth stage can

divide by both integer and fractional values. The high-resolution fractional MultiSynth dividers enable true any-frequency input to any-

frequency on any of the outputs. The output drivers offer flexible output formats which are independently configurable on each of the

outputs. This clock generator is fully configurable via its serial interface (I

C/SPI) and includes in-circuit programmable non-volatile

memory.

3.1 Power-up and Initialization

Once power is applied, the device begins an initialization period where it downloads default register values and configuration data from

NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initializa-

tion period is complete. No clocks will be generated until the initialization is done. There are two types of resets available. A hard reset

is functionally similar to a device power-up. All registers will be restored to the values stored in NVM, and all circuits will be restored to

their initial state including the serial interface. A hard reset is initiated using the RSTb pin or by asserting the hard reset bit. A soft reset

bypasses the NVM download. It is simply used to initiate register configuration changes.

Power-Up

Hard Reset

bit asserted

RSTb

pin asserted

NVM download

Soft Reset

bit asserted

Initialization

Serial interface

ready

Figure 3.1. Si5341 Power-Up and Initialization

3.2 Frequency Configuration

The phase-locked loop is fully contained and does not require external loop filter components to operate. Its function is to phase lock to

the selected input and provide a common reference to the MultiSynth high-performance fractional dividers.

A crosspoint mux connects any of the MultiSynth divided frequencies to any of the outputs drivers. Additional output integer dividers

provide further frequency division by an even integer from 2 to (2^25)-2. The frequency configuration of the device is programmed by

setting the input dividers (P), the PLL feedback fractional divider (Mn/Md), the MultiSynth fractional dividers (Nn/Nd), and the output

integer dividers (R). Silicon Labs's ClockBuilder Pro configuration utility determines the optimum divider values for any desired input

and output frequency plan.

3.3 Inputs

The Si5340/41-D requires either an external crystal at its XA/XB pins or an external clock at XA/XB or IN0, 1, 2.

silabs.com

| Smart. Connected. Energy-friendly.

Rev. 1.0 | 4

Recommended Resources

Two motor delay control circuits

Use NE555 to create touch and voice-controlled dual-function delay lights

Emergency rescue alarm circuit

Human right leg driving electrocardiogram amplification circuit

Photodiode circuit used in movie projectors

Integrating circuit

On Unjust Death and Redress: Since they have died unjustly, it is useless to redress their injustice. However, people nowadays like to deceive themselves and others in this way....; led2015 Talking

LCD split screen display (expert advice): For example, I want to display 4 images on the LCD, and each image occupies 1/4 of the LCD. Just like we often see multiple monitoring images when we take the bus. I don't know how to post a picture, ...; snowie Embedded System

LED stepless color temperature adjustment solution GP9101: LED stepless color temperature adjustment solution GP9101, everyone is welcome to discuss!...; zjqmyron Power technology

BB Black Development Environment: What kind of development environment does BB Black need? I just started using BBB and don't know how to get started. I want to develop with C programming under Linux. How do I build a development envi...; troubledog DSP and ARM Processors

Happy Mid-Autumn Festival: Happy Mid-Autumn Festival. I'll spend the festival alone this year... I'll just stay at home for a few days....; 冬立自动化技术 Talking

Questions about the Altera Cyclone V SOC FPGA development board!: I want to buy a 5th generation development board recently. Since I have only used the 2nd generation, I have some questions to ask! Which generation of quartus should I use for the Altera Cyclone V SO...; guaiguaidou FPGA/CPLD

Design and Implementation of Digital Frequency Synthesizer Based on FPGA

Abstract: In order to generate a stable excitation signal, the design of a digital frequency synthesizer is implemented on FPGA using Verilog hardware language. The design includes accumulator, wav...[Details]
Design of high-efficiency LED road lighting driver

As LEDs continue to improve in almost every aspect of performance and cost, LED lighting is being used in an increasingly wide range of applications, among which LED street lights are a focus of in...[Details]
Power management poses challenges

As cellular phones become more advanced, the power consumption of the system during operation and the power consumption during standby are also increasing. Therefore, the power management design of...[Details]
A brief introduction to the production principle of a telephone amplifier using the PIC16C54 microcontroller

This controller uses PIC16C54 single-chip microcomputer as the controller, and it is very easy to use: just connect a telephone line to the loudspeaker through the controller, and you can rem...[Details]
High performance and efficient motor controller design

Motors are important products that convert electrical energy into mechanical energy to achieve automation, and they are widely used in industrial control, medical electronics, white a...[Details]
Energy saving analysis of LED display screen using D5026A

D5026A is a driver IC designed by Shanghai Debei Electronics for energy-saving LED display screens. Its design concept is energy-saving and compatible with existing solutions, that is, it can be ...[Details]
Disassembly: Detailed view of variable frequency drive

The rectified DC voltage is then converted back to AC using power electronics such as insulated gate bipolar transistors. The output voltage is switched on and off at a high frequency, control...[Details]
DisplayPort-based solution for multi-screen display

The DisplayPort interface standard is approved by the Video Electronics Standards Association (VESA) to provide an open, scalable standard for the entire industry. The development of DisplayPort ca...[Details]
Is LED lighting a "lamp" or a "lamp fixture"?

1 Overview In the field of traditional lighting, the concepts and definitions of lamps and lamps are clear. Lamps and lamps have their own applicable product standards, supporting technical st...[Details]
Introduction of common rechargeable batteries

With the popularity of digital appliances, rechargeable batteries can be seen everywhere in people's daily lives and have become one of the indispensable daily necessities. This article gives ...[Details]
The Structure and Application of PROFIBUS-DP Fieldbus

The biggest advantage of Profibus is that it is guaranteed by the stable international standard EN50170 and has been proven to be universal in practical applications. It has been widely used in man...[Details]
Application of PROFIBUS-DP in ABB AC450 System

0 Introduction PROFIBUS is an open digital communication system with a wide range of applications, which has been included in the international standards IEC 61158 and IEC 61784. Since the gen...[Details]
PLC direct control of stepper motors

The programmable controller directly controls the stepper motor, which can significantly reduce the cost of the control system of the modular machine tool automatic production line. The article int...[Details]
Detailed answers to common EMC questions

1. Why do we need to do electromagnetic compatibility design for products? Answer: To meet product functional requirements, reduce debugging time , make products meet the requirements o...[Details]
Application of PLC in the Stage Control System of Concert Hall

1 Introduction The early stage control system used relay control. Due to the large number of stage equipment, the number of control elements is huge and the wiring is complicated. Therefore, th...[Details]

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components