EEWORLDEEWORLDEEWORLD

Part Number

Search

AS7C31024-12JI

Description
5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)
Categorystorage    storage   
File Size106KB,9 Pages
ManufacturerALSC [Alliance Semiconductor Corporation]
Download Datasheet Parametric View All

AS7C31024-12JI Overview

5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)

AS7C31024-12JI Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerALSC [Alliance Semiconductor Corporation]
Parts packaging codeSOJ
package instructionSOJ, SOJ32,.44
Contacts32
Reach Compliance Codeunknow
ECCN code3A991.B.2.B
Maximum access time12 ns
I/O typeCOMMON
JESD-30 codeR-PDSO-J32
JESD-609 codee0
length20.955 mm
memory density1048576 bi
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals32
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize128KX8
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Encapsulate equivalent codeSOJ32,.44
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply3.3 V
Certification statusNot Qualified
Maximum seat height3.683 mm
Maximum standby current0.01 A
Minimum standby current3 V
Maximum slew rate0.09 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width10.16 mm
November 2000
®
AS7C1024
AS7C31024
5V/3.3V 128K×8 CMOS SRAM (Evolutionary Pinout)
Features
• AS7C1024 (5V version)
• AS7C31024 (3.3V version)
• Industrial and commercial temperatures
• Organization: 131,072 words × 8 bits
• High speed
- 10/12/15/20 ns address access time
- 5/6/8/10 ns output enable access time
• 2.0V data retention
• Easy memory expansion with CE1, CE2, OE inputs
• TTL/LVTTL-compatible, three-state I/O
• 32-pin JEDEC standard packages
-
-
-
-
300 mil SOJ
400 mil SOJ
8 × 20mm TSOP I
8 × 13.4 mm sTSOP I
• Low power consumption: ACTIVE
- 825 mW (c) / max @ 12 ns
- 360 mW (AS7C31024) / max @ 12 ns
• ESD protection
2000 volts
• Latch-up current
200 mA
• Low power consumption: STANDBY
- 55 mW (AS7C1024) / max CMOS
- 36 mW (AS7C31024) / max CMOS
Logic block diagram
V
CC
GND
Input buffer
A0
A1
A2
A3
A4
A5
A6
A7
A8
I/O7
Sense amp
512
×
256
×
8
Array
(1,048,576)
Pin arrangement
32-pin TSOP I
(8 x 20mm)
A11
A9
A8
A13
WE
CE2
A15
V
CC
NC
A16
A14
A12
A7
A6
A5
A4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
OE
A10
CE1
I/O7
I/O6
I/O5
I/O4
I/O3
GND
I/O2
I/O1
I/O0
A0
A1
A2
A3
NC
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
GND
32-pin SOJ (300 mil)
32-pin SOJ (400 mil)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
V
CC
A15
CE2
WE
A13
A8
A9
A11
OE
A10
CE1
I/O7
I/O6
I/O5
I/O4
I/O3
Row decoder
I/O0
Column decoder
A9
A10
A11
A12
A13
A14
A15
A16
WE
OE
CE1
CE2
Control
circuit
Selection guide
AS7C1024-10
AS7C31024-10
Maximum address access time
Maximum output enable access time
Maximum operating current
Maximum CMOS standby current
Shaded areas contain advance information.
AS7C1024
AS7C31024
AS7C1024
AS7C31024
10
5
150
100
10
10
AS7C1024-12 AS7C1024-15 AS7C1024-20
AS7C31024-12 AS7C31024-15 AS7C31024-20
12
15
20
6
8
10
140
125
110
90
80
75
10
10
15
10
10
15
AS7C1024
AS7C31024
Unit
ns
ns
mA
mA
mA
mA
11/29/00
ALLIANCE SEMICONDUCTOR
1
Copyright ©2000 Alliance Semiconductor. All rights reserved.
【TI DLP Creative Collection】+ HUD
[color=#333333][font=arial, 宋体, sans-serif]Head Up Display DLP shows its advantages in this aspect[/font][/color][font=arial, 宋体, sans-serif][color=#333333]As shown in the figure:[/color][/font] [alig...
574433742 TI Technology Forum
Smart door locks are looking for software and hardware engineers (solution production)
[align=left][font="][size=14px][color=red][font=微软雅黑, sans-serif][size=18pt]Recruitment[/size][/font][/color][color=red][size=18pt]:[/size][/color][/size][/font][/align][align=left][font="][size=14px]...
迎未来 Recruitment
[Recommended Materials] TI Da Vinci Development Environment Quick Setup & Compatibility Issues
[font=微软雅黑][size=3][url=http://www.deyisupport.com/question_answer/dsp_arm/davinci_digital_media_processors/f/39/t/23916.aspx]>>DM36x IPNC RDK Development Environment Quick Setup Guide[/url] [url=http...
EEWORLD社区 DSP and ARM Processors
Are SOT23-6 and DFN10 these two packages available?
It seems strange that there is no DFN10 package in the official library. The data says it is one-sided. I remember that the actual device seems to have welding on both sides. The device is CN3066, a l...
astwyg PCB Design
How to draw the 5V power jack package in protel99SE?
I am drawing a PCB diagram, but I have been looking for a long time and I can't find the power jack package. And when I drew it, I didn't know how to draw it, so the hole is oval! ! Since it is my fir...
fengruozhuo PCB Design
export-2009-08-30.pdf
export-2009-08-30.pdf...
Rick37 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 934  2634  172  887  1023  19  54  4  18  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号