The AS7C31024B is a high performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) device organized as 131,072 words
x 8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.
Equal address access and cycle times (t
AA
, t
RC
, t
WC
) of 10/12/15/20 ns with output enable access times (t
OE
) of 5, 6, 7, 8 ns are ideal for
high performance applications. Active high and low chip enables (CE1, CE2) permit easy memory expansion with multiple-bank systems.
When CE1 is high or CE2 is low, the device enters standby mode. If inputs are still toggling, the device will consume I
SB
power. If the bus is
static, then full standby power is reached (I
SB1
). For example, the AS7C31024B is guaranteed not to exceed 18 mW under nominal full
standby conditions.
A write cycle is accomplished by asserting write enable (WE) and both chip enables (CE1, CE2). Data on the input pins I/O0 through I/O7 is
written on the rising edge of WE (write cycle 1) or the active-to-inactive edge of CE1 or CE2 (write cycle 2). To avoid bus contention,
external devices should drive I/O pins only after outputs have been disabled with output enable (OE) or write enable (WE).
A read cycle is accomplished by asserting output enable (OE) and both chip enables (CE1, CE2), with write enable (WE) high. The chip
drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is
active, output drivers stay in high-impedance mode.
Absolute maximum ratings
Parameter
Voltage on V
CC
relative to GND
Voltage on any pin relative to GND
Power dissipation
Storage temperature (plastic)
Ambient temperature with V
CC
applied
DC current into outputs (low)
Symbol
V
t1
V
t2
P
D
T
stg
T
bias
I
OUT
Min
-0.50
–0.50
–
–65
–55
–
Max
+5.0
V
CC
+0.50
1.0
+150
+125
20
Unit
V
V
W
°C
°C
mA
Note: Stresses greater than those listed under
Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress rating only and func-
tional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure
to absolute maximum rating conditions for extended periods may affect reliability.
Truth table
CE1
H
X
L
L
L
CE2
X
L
H
H
H
WE
X
X
H
H
L
OE
X
X
H
L
X
Data
High Z
High Z
High Z
D
OUT
D
IN
Mode
Standby (I
SB
, I
SB1
)
Standby (I
SB
, I
SB1
)
Output disable (I
CC
)
Read (I
CC
)
Write (
ICC
)
Key: X = don’t care, L = low, H = high
3/24/04, v.1.2
Alliance Semiconductor
P. 2 of 9
AS7C31024B
®
Recommended operating conditions
Parameter
Supply voltage
Input voltage
Ambient operating temperature
V
IL
= -1.0V for pulse width less than 5ns
V
IH =
V
CC
+ 1.5V for pulse width less than 5ns
Symbol
V
CC
V
IH
V
IL
commercial
T
A
Min
3.0
2.0
–0.5
0
Nominal
3.3
–
–
–
Max
3.6
V
CC
+ 0.5
0.8
70
Unit
V
V
V
°C
DC operating characteristics (over the operating range)
Mentality creates action. The result mentality is a proactive mentality. With this mentality, your destiny is in your own hands. I remember reading a story like this: Three workers were building a wal...
I am planning to develop a driver for realtek rtl8110sc under vxWorks system. Can anyone tell me where to find the datasheet of this chip and the driver for vxWorks? Thank you....
I checked some information and found that it is necessary to include #include "mscoree.h" #pragma comment(lib,"mscoree.lib") But these two files are not available in the WINCE environment. I have test...
[size=4]The US Deputy Secretary of State will visit China next week to discuss the Diaoyu Islands issue with China. [/size] [size=4]How would you treat a person who does bad things pretending to be a ...
——Fill in the form on site to receive exquisite gifts and have a chance to win prizes such as iPOD. The first "ST-EMBEST" Cup Embedded Electronic Design Competition, a large-scale national embedded so...
Talking
京公网安备 11010802033920号
EEWORLD
