EEWORLDEEWORLDEEWORLD

Part Number

Search

591D225X0025A2W15H

Description
CAPACITOR, TANTALUM, SOLID, POLARIZED, 25 V, 2.2 uF, SURFACE MOUNT, 1507, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size116KB,10 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance  
Download Datasheet Parametric View All

591D225X0025A2W15H Overview

CAPACITOR, TANTALUM, SOLID, POLARIZED, 25 V, 2.2 uF, SURFACE MOUNT, 1507, CHIP, ROHS COMPLIANT

591D225X0025A2W15H Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerVishay
package instruction, 1507
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresESR AND RIPPLE CURRENT IS MEASURED AT 100KHZ
capacitance2.2 µF
Capacitor typeTANTALUM CAPACITOR
dielectric materialsTANTALUM (DRY/SOLID)
ESR5000 mΩ
high1.5 mm
JESD-609 codee3
leakage current0.0006 mA
length3.7 mm
Installation featuresSURFACE MOUNT
multi-layerNo
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, EMBOSSED PLASTIC, 13 INCH
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)25 V
ripple current44 mA
size code1507
surface mountYES
Delta tangent0.06
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
width1.8 mm
591D
www.vishay.com
Vishay Sprague
Solid Tantalum Chip Capacitors T
ANTAMOUNT®
,
Low Profile, Low ESR, Conformal Coated, Maximum CV
FEATURES
• New robust ratings for pulsed applications
• New case size offerings
• 1.2 mm to 2 mm height
• Terminations: 100 % matte tin (2) standard,
tin/lead available
• Mounting: Surface mount
• Very low ESR
• 8 mm, 12 mm tape and reel packaging available per
EIA-481 and reeling per IEC 60286-3
7" [178 mm] standard
13" [330 mm] available
• Footprint compatible with EIA 535BAAC and CECC 30801
• See also 592W for additional ratings designs for pulsed
applications
• Material categorization: For definitions please see
www.vishay.com/doc?99912
Note
*
Lead (Pb)-containing terminations are not RoHS-compliant.
Exemptions may apply.
PERFORMANCE CHARACTERISTICS
www.vishay.com/doc?40088
Operating Temperature:
- 55 °C to + 85 °C
(To + 125 °C with voltage derating)
Capacitance Range:
1 μF to 1000 μF
Capacitance Tolerance:
± 10 %, ± 20 % standard
Voltage Rating:
4 V
DC
to 50 V
DC
ORDERING INFORMATION
591D
TYPE
106
CAPACITANCE
X0
CAPACITANCE
TOLERANCE
X0 = ± 20 %
X9 = ± 10 %
010
DC VOLTAGE RATING
AT + 85 °C
This is expressed in
volts. To complete the
three-digit block, zeros
precede the voltage
rating. A decimal point
is indicated by an “R”
(6R3 = 6.3 V).
B
CASE
CODE
See
Ratings
and Case
Codes
table
2
TERMINATION
T
REEL SIZE AND
PACKAGING
T = Tape and reel
7" [178 mm] reel
W = 13" [330 mm] reel
15H
SUFFIX
This is expressed
in picofarads. The
first two digits are
the significant
figures. The third
is the number of
zeros to follow.
2 = 100 % tin
4 = Gold plated
8 = Solder
plated 60/40
Special order
Maximum
height (mm)
see
Standard
Ratings
table
Note
• Preferred tolerance and reel sizes are in bold.
We reserve the right to supply higher voltage ratings and tighter capacitance tolerance capacitors in the same case size.
Revision: 09-Mar-12
Document Number: 40012
1
For technical questions, contact:
tantalum@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
[Novice FPGA VHDL Learning Post] Post 6 Flashing Light
[align=center][Rookie FPGA VHDL Learning Post] Post 6 [font=Times New Roman] [/font] Flashing Light [/align][align=left][font=Times New Roman][color=#000000] [/color][/font][/align][align=left][b]The ...
常见泽1 FPGA/CPLD
How to get the frame length
My method: The total length of the IP + 14 (Ethernet header length) = the length of the entire frame. However, most packets captured by IRIS can be calculated using my method, but sometimes it is not ...
xuchenjian Embedded System
What does this program mean about cc2530?
Macro definition for setting T3 overflow interrupt register **********************************************/ #define TIMER34_ENABLE_OVERFLOW_INT(timer,val) \ (T3CTL = (val) ? T3CTL | 0x08 : T3CTL & ~0x...
mr.jiang RF/Wirelessly
Verilog HDL---Blocking and Non-Blocking Assignments
General usage of blocking and non-blocking assignments:1 ) Using blocking assignment in the always block that describes the combinational logic will synthesize into a combinational logic circuit struc...
捍卫真理 FPGA/CPLD
Address decoding mechanism of GOMC of AM335X
I need to use GPMC to expand a ferroelectric chip, so I need to set up GPMC. But I don't quite understand how to set the value of the GPMC_CONFIG7_i register. If anyone has experience in this area, pl...
sundhhy DSP and ARM Processors
Help: About AD6654 down-conversion chip
I recently purchased some AD6654 chips and the evaluation board AD6654/PCBZ. During the debugging of this board, some problems occurred. ADI's technical support likes to play dead (it is recommended n...
foster Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1867  2654  1678  1894  2788  38  54  34  39  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号