EEWORLDEEWORLDEEWORLD

Part Number

Search

DFNA1002FT5

Description
RESISTOR, NETWORK, FILM, ISOLATED, 0.4 W, SURFACE MOUNT, 1616, SOIC, ROHS COMPLIANT
CategoryPassive components    The resistor   
File Size237KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance  
Download Datasheet Parametric View All

DFNA1002FT5 Overview

RESISTOR, NETWORK, FILM, ISOLATED, 0.4 W, SURFACE MOUNT, 1616, SOIC, ROHS COMPLIANT

DFNA1002FT5 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerVishay
package instructionSMT, 1616
Reach Compliance Codeunknown
Other featuresPRECISION
structureChip
Component power consumption0.1 W
The first element resistor10000 Ω
JESD-609 codee3
Installation featuresSURFACE MOUNT
Network TypeISOLATED
Number of components1
Number of functions4
Number of terminals8
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height0.85 mm
Package length4 mm
Package shapeRECTANGULAR PACKAGE
Package formSMT
Package width4 mm
method of packingTR
Rated power dissipation(P)0.4 W
Rated temperature70 °C
resistance10000 Ω
Resistor typeARRAY/NETWORK RESISTOR
size code1616
surface mountYES
technologyTHIN FILM
Temperature Coefficient25 ppm/°C
Temperature coefficient tracking3 ppm/°C
Terminal surfaceMatte Tin (Sn)
Terminal shapeWRAPAROUND
Tolerance1%
Operating Voltage100 V
DFN
Vishay Thin Film
Dual Flat No Lead Molded
Precision Thin Film Resistor, Surface Mount Network
FEATURES
0.8 mm lead pitch
MSL level 1 per J-STD-020
Low profile 1 mm seated height
Small size 4 mm x 4 mm size 50 % board savings
over SOIC packages
Wide resistance range 100
Ω
to 100 kΩ available
Custom configurations available
Low TCR ± 25 ppm, TCR tracking to ± 3 ppm
Ratio tolerances to ± 0.025 %
Compliant to RoHS directive 2002/95/EC
The DFN series of precision surface mount resistor networks
feature isolated thin film precision resistors mounted in a
0.8 mm pitch 4 mm x 4 mm dual flat no lead package. The
networks feature 50 % savings in board space over
traditional SOIC packages. They are ideally suited for
applications of unity gain operational amplifiers that require
close TC tracking and tight ratio tolerances over
temperature. Custom configurations are available upon
request.
TYPICAL PERFORMANCE
ABSOLUTE
TCR
25
ABSOLUTE
TOL.
0.1
TRACKING
3
RATIO
0.05
SCHEMATIC
8
7
6
5
STANDARD RESISTANCE OFFERING
(R
1
=)
500
Ω
1 kΩ
2 kΩ
4.99 kΩ
5 kΩ
10 kΩ
20 kΩ
50 kΩ
100 kΩ
R
1
R
1
R
1
R
1
1
2
3
4
Note
• Consult factory for additional R values and schematics
STANDARD ELECTRICAL SPECIFICATIONS
TEST
Material
Pin/Lead Number
Resistance Range
TCR: Absolute
TCR: Tracking
Tolerance: Absolute
Tolerance: Ratio
Power Rating: Resistor
Power Rating: Package
Stability: Absolute
Stability: Ratio
Voltage Coefficient
Working Voltage
Operating Temperature Range
Storage Temperature Range
Noise
Thermal EMF
Shelf Life Stability: Absolute
Shelf Life Stability: Ratio
SPECIFICATIONS
Passivated nichrome
8
100
Ω
to 100 kΩ per resistor
± 25 ppm/°C
± 3 ppm/°C
± 0.05 % to ± 1.0 %
± 0.025 % to ± 0.5 %
100 mW
100 mW x number of resistors
ΔR
± 0.05 %
ΔR
± 0.015 %
< 0.1 ppm/V
100 V max. not to exceed
P
x
R
- 55 °C to + 125 °C
- 55 °C to + 150 °C
< - 30 dB
< 0.08 μV/°C
ΔR
± 0.01 %
ΔR
± 0.002 %
CONDITIONS
-
-
-
- 55 °C to + 125 °C
- 55 °C to + 125 °C
+ 25 °C
+ 25 °C
Maximum at + 70 °C
Maximum at + 70 °C
2000 h at + 70 °C
2000 h at + 70 °C
-
-
-
-
-
-
1 year at + 25 °C
1 year at + 25 °C
Document Number: 60109
Revision: 25-Jan-10
For technical questions, contact:
thinfilm@vishay.com
www.vishay.com
47
Nanjing retest list
[i=s]This post was last edited by paulhyde on 2014-9-15 03:04[/i] Full retest list...
lxingyang Electronics Design Contest
Brushless DC motor does not rotate
[code]/* MAIN.C file * * Copyright (c) 2002-2005 STMicroelectronics */ /* MAIN.C file Summary: 1. PD7 delays reversal to indicate system operation. 2. Power on, commutate according to the specified PW...
thor1991 stm32/stm8
FPGA design experience (Xi'an Datang Telecom)
Friends related to communications can take a look?...
unbj FPGA/CPLD
Could you please tell me whether TI has officially provided the test program for matrix operations of DSP C2000?
Does TI officially provide a test program for matrix operations?...
939561900 Microcontroller MCU
Altera's TimeQuest input delay min and max values
Can the min and max values of Altera's TimeQuest's input delay be understood as the approximate time range for data to reach the FPGA from the previous-level chip through the PCB routing?...
eeleader FPGA/CPLD
Some thoughts after watching the movie -------Advent
[size=4] I just finished watching this movie and I’m writing about it while I’m still hot. [/size] [size=4] I watched a movie called Arrival with the help of EEworld. It’s not that sci-fi, and it’s no...
ywlzh Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1449  581  1925  442  1775  30  12  39  9  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号