The AS7C33128PFS32A and AS7C33128PFS36A are high-performance CMOS 4-Mbit synchronous Static Random Access Memory (SRAM)
devices organized as 131,072 words × 32 or 36 bits, and incorporate a two-stage register-register pipeline for highest frequency on any given
technology.
Timing for these devices is compatible with existing Pentium
®
synchronous cache specifications. This architecture is suited for ASIC, DSP
(TMS320C6X), and PowerPC
™
1
-based systems in computing, datacom, instrumentation, and telecommunications systems.
Fast cycle times of 5.0/5.4/6.0/7.5/10 ns with clock access times (t
CD
) of 3.0/3.1/3.5/4.0/5.0 ns enable 200, 183, 166, 133 and 100 MHz
bus frequencies. Three chip enable (CE) inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the controller
address strobe (ADSC), or the processor address strobe (ADSP). The burst advance pin (ADV) allows subsequent internally generated burst
addresses.
Read cycles are initiated with ADSP (regardless of WE and ADSC) using the new external address clocked into the on-chip address register
when ADSP is sampled Low, the chip enables are sampled active, and the output buffer is enabled with OE. In a read operation the data accessed
by the current address, registered in the address registers by the positive edge of CLK, are carried to the data-out registers and driven on the
output pins on the next positive edge of CLK. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on all subsequent
clock edges. Address is incremented internally for the next access of the burst when ADV is sampled Low, and both address strobes are High.
Burst mode is selectable with the LBO input. With LBO unconnected or driven High, burst operations use a Pentium
®
count sequence. With
LBO driven LOW, the device uses a linear count sequence suitable for PowerPC
™
and many other applications.
Write cycles are performed by disabling the output buffers with OE and asserting a write command. A global write enable GWE writes all 32/
36 bits regardless of the state of individual BW[a:d] inputs. Alternately, when GWE is High, one or more bytes may be written by asserting
BWE and the appropriate individual byte BWn signal(s).
BWn is ignored on the clock edge that samples ADSP Low, but is sampled on all subsequent clock edges. Output buffers are disabled when BWn
is sampled LOW (regardless of OE). Data is clocked into the data input register when BWn is sampled Low. Address is incremented internally to
the next burst address if BWn and ADV are sampled Low.
Read or write cycles may also be initiated with ADSC instead of ADSP. The differences between cycles initiated with ADSC and ADSP follow.
• ADSP must be sampled HIGH when ADSC is sampled LOW to initiate a cycle with ADSC.
• WE signals are sampled on the clock edge that samples ADSC LOW (and ADSP High).
• Master chip enable CE0 blocks ADSP, but not ADSC.
AS7C33128PFS32A and AS7C33128PFS36A family operates from a core 3.3V power supply. I/Os use a separate power supply that can operate
at 2.5V or 3.3V. These devices are available in a 100-pin 14 × 20 mm TQFP package.
Capacitance
Parameter
Input capacitance
I/O capacitance
GWE
L
H
H
H
Symbol
C
IN
C
I/O
Signals
Address and control pins
I/O pins
BWE
X
L
H
L
BWn
X
L
X
H
Test conditions
V
IN
= 0V
V
IN
= V
OUT
= 0V
Max
5
7
WEn
T
T
F*
F
*
Unit
pF
pF
Write enable truth table (per byte)
.H\
X = Don’t Care, L = Low, H = High, T = True, F = False; *= Valid read; n = a, b, c, d; WE, WEn = internal write signal.
Burst Order
Starting Address
First increment
Second increment
Third increment
Interleaved Burst Order
LBO=1
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
Starting Address
First increment
Second increment
Third increment
Linear Burst Order
LBO=0
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10
1 PowerPC
™
is a trademark International Business Machines Corporation.
3/4/02; v.1.4
Alliance Semiconductor
P. 2 of 13
AS7C33128PFS32A
AS7C33128PFS36A
®
Signal descriptions
Signal
CLK
A0–A16
DQ[a,b,c,d]
CE0
CE1, CE2
ADSP
ADSC
ADV
GWE
BWE
BW[a,b,c,d]
OE
LBO
FT
ZZ
I/O
I
I
I/O
I
I
I
I
I
I
I
I
I
I
I
I
Properties
CLOCK
SYNC
SYNC
SYNC
SYNC
SYNC
SYNC
SYNC
SYNC
SYNC
SYNC
ASYNC
STATIC
default =
HIGH
STATIC
ASYNC
Description
Clock. All inputs except OE, FT, ZZ, LBO are synchronous to this clock.
Address. Sampled when all chip enables are active and ADSC or ADSP are asserted.
Data. Driven as output when the chip is enabled and OE is active.
Master chip enable. Sampled on clock edges when ADSP or ADSC is active. When CE0 is
inactive, ADSP is blocked. Refer to the Synchronous Truth Table for more information.
Synchronous chip enables. Active HIGH and active Low, respectively. Sampled on clock
edges when ADSC is active or when CE0 and ADSP are active.
Address strobe processor. Asserted LOW to load a new bus address or to enter standby
mode.
Address strobe controller. Asserted LOW to load a new address or to enter standby mode.
Advance. Asserted LOW to continue burst read/write.
Global write enable. Asserted LOW to write all 32/36 bits. When High, BWE and BW[a:d]
control write enable.
Byte write enable. Asserted LOW with GWE = HIGH to enable effect of BW[a:d] inputs.
Write enables. Used to control write of individual bytes when GWE = HIGH and BWE =
Low. If any of BW[a:d] is active with GWE = HIGH and BWE = LOW the cycle is a write
cycle. If all BW[a:d] are inactive the cycle is a read cycle.
Asynchronous output enable. I/O pins are driven when OE is active and the chip is in read
mode.
Count mode. When driven High, count sequence follows Intel XOR convention. When
driven Low, count sequence follows linear convention.
This signal is internally pulled High.
18
Flow-through mode.When low, enables single register flow-through mode. Connect to
V
DD
if unused or for pipelined operation.
Sleep. Places device in low power mode; data is retained. Connect to GND if unused.
Absolute maximum ratings
Parameter
Power supply voltage relative to GND
Input voltage relative to GND (input pins)
Input voltage relative to GND (I/O pins)
Power dissipation
DC output current
Storage temperature (plastic)
Temperature under bias
Symbol
V
DD
, V
DDQ
V
IN
V
IN
P
D
I
OUT
T
stg
T
bias
Min
–0.5
–0.5
–0.5
–
–
–65
–65
Max
+4.6
V
DD
+ 0.5
V
DDQ
+ 0.5
1.8
50
+150
+135
Unit
V
V
V
W
mA
o
C
o
C
Stresses greater than those listed under
Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress rating only and functional operation of
the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum
rating conditions may affect reliability.
3/4/02; v.1.4
Alliance Semiconductor
P. 3 of 13
AS7C33128PFS32A
AS7C33128PFS36A
®
Synchronous truth table
CE0
H
L
L
L
L
L
L
L
L
X
X
X
X
H
H
H
H
L
X
H
X
H
CE1
X
L
L
X
X
H
H
H
H
X
X
X
X
X
X
X
X
H
X
X
X
X
CE2
X
X
X
H
H
L
L
L
L
X
X
X
X
X
X
X
X
L
X
X
X
X
ADSP
X
L
H
L
H
L
L
H
H
H
H
H
H
X
X
X
X
H
H
X
H
X
ADSC
L
X
L
X
L
X
X
L
L
H
H
H
H
H
H
H
H
L
H
H
H
H
ADV
X
X
X
X
X
X
X
X
X
L
L
H
H
L
L
H
H
X
L
L
H
H
WEn
1
OE
X
X
X
X
X
L
H
L
H
L
H
L
H
L
H
L
H
X
X
X
X
X
Address accessed
NA
NA
NA
NA
NA
External
External
External
External
Next
Next
Current
Current
Next
Next
Current
Current
External
Next
Next
Current
Current
CLK
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
L to H
Operation
Deselect
Deselect
Deselect
Deselect
Deselect
Begin read
Begin read
Begin read
Begin read
Cont. read
Cont. read
Suspend read
Suspend read
Cont. read
Cont. read
Suspend read
Suspend read
Begin write
Cont. write
Cont. write
Suspend write
Suspend write
DQ
Hi
−
Z
Hi
−
Z
Hi
−
Z
Hi
−
Z
Hi
−
Z
Hi
−
Z
2
Hi
−
Z
Hi
−
Z
2
Hi
−
Z
Q
Hi
−
Z
Q
Hi
−
Z
Q
Hi
−
Z
Q
Hi
−
Z
D
3
D
D
D
D
X
X
X
X
X
X
X
F
F
F
F
F
F
F
F
F
F
T
T
T
T
T
2
Q in flow through mode.
3For write operation following a READ,
OE
must be HIGH before the input data set up time and held HIGH throughout the input hold time.
Key: X = Don’t Care, L = Low, H = High.
1
See “Write enable truth table” on page 2 for more information.
3/4/02; v.1.4
Alliance Semiconductor
P. 4 of 13
AS7C33128PFS32A
AS7C33128PFS36A
®
Recommended operating conditions
Parameter
Supply voltage
3.3V I/O supply voltage
2.5V I/O supply voltage
Address and
control pins
I/O pins
Ambient operating temperature
Symbol
V
DD
V
SS
V
DDQ
V
SSQ
V
DDQ
V
SSQ
V
IH
V
IL
V
IH
V
IL
T
A
Min
3.135
0.0
3.135
0.0
2.35
0.0
2.0
–0.5
2
2.0
–0.5
2
0
Nominal
3.3
0.0
3.3
0.0
2.5
0.0
–
–
–
–
–
Max
3.6
0.0
3.6
0.0
2.9
0.0
V
DD
+ 0.3
0.8
V
DDQ
+ 0.3
0.8
70
Unit
V
V
V
V
V
°
C
Input voltages
1
1 Input voltage ranges apply to 3.3V I/O operation. For 2.5V I/O operation, contact factory for input specifications.
2 V
IL
min. = –2.0V for pulse width less than 0.2 × t
RC
.
TQFP thermal resistance
Description
Thermal resistance
(junction to ambient)
1
Thermal resistance
(junction to top of case)
1
1 This parameter is sampled.
Conditions
Test conditions follow standard test methods and
procedures for measuring thermal impedance, per EIA/
I have an experimental box from Beijing Microchip, the CPU is Inter Xscale PXA 255, the board originally came with Windows CE system, now I want to load the Linux kernel, but there is no relevant intr...
Now there is a problem. After the customized WinCE image is started, the serial port cannot be used. After checking, the driver is loaded correctly, but the serial port cannot be used. There is no pro...
[i=s] This post was last edited by Wutong after the rain on 2016-8-13 11:47 [/i] [align=left][color=#000000]No. 5 batteries are everywhere, in toys, household appliances, access control, etc. While th...
What do HAL_OTA_DL and HAL_OTA_RC in Zstack mean? Do they refer to the device and coordinator to be updated? Does Image refer to the image file? [code]/************************************************...
In recent years, the market for mobile/portable devices such as smartphones and laptops has continued to grow rapidly. While these products continue to integrate more new features to enhance the ...[Details]
As LEDs continue to improve in almost every aspect of performance and cost, LED lighting is being used in an increasingly wide range of applications, among which LED street lights are a focus of in...[Details]
1. Introduction
Light control circuit plays a vital role in urban street lamps or corridor lighting. With light control circuit, the lights can be automatically turned on and off according to ...[Details]
Instrument stepper motor
The stepper motor is an open-loop control element that converts electrical pulse signals into angular displacement or linear displacement. In the case of non...[Details]
At very low temperatures, certain metals and alloys lose their resistance to electric
current
and become
superconductors
. Two parameters that are often measured are the transition ...[Details]
D5026A is a driver IC designed by Shanghai Debei Electronics for energy-saving LED display screens. Its design concept is energy-saving and compatible with existing solutions, that is, it can be ...[Details]
Every time I go home and walk up the stairs, I am always scared. The corridor lights are often broken, and no one changes the bulbs, or they are not smart enough and need to be operated manually. E...[Details]
introduction
When it comes to the production of mobile phone lithium-ion batteries, the first thing that comes to mind is Japan's industrialized mechanical assembly line, NOKIO, MOTOLROLA's st...[Details]
Leakage current is generated by parasitic resistance paths between the measurement circuit and a nearby voltage source. This current can significantly reduce the accuracy of low current measurement...[Details]
The capacity of a battery depends on the amount of charge and discharge, in addition to some factors of the battery itself. Obviously, if the charge and discharge of the battery can be recorded all...[Details]
1. Tips for charging UPS for the first time
After purchasing a new UPS, plug the UPS into the 220V mains power grid and charge it for at least 12 hours to ensure that the battery is fully char...[Details]
As a new type of centralized and decentralized elevator control system, serial communication has been widely used in China. Compared with the previous centralized and unified control system, each s...[Details]
Some people think: as long as the program runs well, it doesn't matter how the original program is written. But this is absolutely not the case. Software is not completed in one go, and it is neces...[Details]
Microcontrollers are something that many people want to learn about and are concerned about. In most websites, the hardware requirements are generally as follows:
1. You need a computer, prefer...[Details]
In some motion control systems with simple control or low cost requirements, stepper motors are often used as actuators. The biggest advantage of stepper motors in such applications is that they ca...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
