HYMP125L72CP8D5-Y5 datasheet, PDF

Datasheet> All Categories > storage> storage> HYMP125L72CP8D5-Y5

HYMP125L72CP8D5-Y5: Description240pin Fully Buffered DDR2 SDRAM DIMMs; Categorystorage storage; File Size613KB，26 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/; Environmental Compliance

Download Datasheet Parametric Compare View All

HYMP125L72CP8D5-Y5 Overview

240pin Fully Buffered DDR2 SDRAM DIMMs

HYMP125L72CP8D5-Y5 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	SK Hynix
Parts packaging code	DIMM
package instruction	DIMM, DIMM240,40
Contacts	240
Reach Compliance Code	unknow
ECCN code	EAR99
access mode	DUAL BANK PAGE BURST
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	333 MHz
I/O type	COMMON
JESD-30 code	R-XDMA-N240
memory density	19327352832 bi
Memory IC Type	DDR DRAM MODULE
memory width	72
Number of functions	1
Number of ports	1
Number of terminals	240
word count	268435456 words
character code	256000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	95 °C
Minimum operating temperature
organize	256MX72
Output characteristics	3-STATE
Package body material	UNSPECIFIED
encapsulated code	DIMM
Encapsulate equivalent code	DIMM240,40
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	260
power supply	1.5 V
Certification status	Not Qualified
refresh cycle	8192
self refresh	YES
Maximum supply voltage (Vsup)	1.575 V
Minimum supply voltage (Vsup)	1.455 V
Nominal supply voltage (Vsup)	1.5 V
surface mount	NO
technology	CMOS
Temperature level	OTHER
Terminal form	NO LEAD
Terminal pitch	1 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	20

Preview

Download Datasheet

View All

240pin Fully Buffered DDR2 SDRAM DIMMs based on 1Gb C-ver.

This Hynix’s Fully Buffered DIMM is a high-bandwidth & large capacity channel solution that has a narrow

host interface. Hynix’s FB-DIMM features novel architecture including the Advanced Memory Buffer that

isolates the DDR2 SDRAMs from the channel. This single component located in the front side center of

each DIMM, acts as a repeater and buffer for all signals and commands which are exchanged between the

host controller and the DDR2 SDRAMs including data in and output. The AMB communicates with the host

controller and adjacent DIMMs on a system board using an industry standard Differential Point to Point

Link Interface at 1.5V power.

The AMB also allows buffering of memory traffic to support large memory capacities. All memory control

for the DDR2 SDRAM devices resides in the host, including memory request initiation, timing, refresh,

scrubbing, sparing, configuration access and power management. The AMB interface is responsible for

handling channel and memory requests to and from the local FBDIMM and for forwarding request to other

FBDIMMs on the memory channel.

FEATURES

•

240 pin Fully Buffered ECC Dual-In-Line DDR2 SDRAM Module

JEDEC standard Double Data Rate2 Synchronous DRAMs (DDR2 SDRAMs) with 1.55V +/- 50mV Power Supply

All inputs and outputs are compatible with SSTL_1.8 interface

Built with 1Gb DDR2 SDRAMs in 60ball FBGA

Host interface and AMB component industry standard compliant

MBIST, IBIST test functions

8 Bank architecture

OCD (Off-Chip Driver Impedance Adjustment)

ODT (On-Die Termination)

Fully differential clock operations (CK & CK)

Programmable Burst Length 4 / 8 with both sequential and interleave mode

Auto refresh and self refresh supported

8192 refresh cycles / 64ms

Serial presence detect with EEPROM

133.35 x 30.35 mm form factor

RoHS compliant

Full DIMM Heat Spreader

This document is a general product description and is subject to change without notice. Hynix Electronics does not

assume any responsibility for use of circuits described. No patent licenses are implied.

Rev 1.0 /June 2008

HYMP125L72CP8D5-Y5 Related Products

	HYMP125L72CP8D5-Y5	HYMP125L72CP8D5-C4
Description	240pin Fully Buffered DDR2 SDRAM DIMMs	240pin Fully Buffered DDR2 SDRAM DIMMs
Is it Rohs certified?	conform to	conform to
Maker	SK Hynix	SK Hynix
Parts packaging code	DIMM	DIMM
package instruction	DIMM, DIMM240,40	DIMM, DIMM240,40
Contacts	240	240
Reach Compliance Code	unknow	unknow
ECCN code	EAR99	EAR99
access mode	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	333 MHz	266 MHz
I/O type	COMMON	COMMON
JESD-30 code	R-XDMA-N240	R-XDMA-N240
memory density	19327352832 bi	19327352832 bi
Memory IC Type	DDR DRAM MODULE	DDR DRAM MODULE
memory width	72	72
Number of functions	1	1
Number of ports	1	1
Number of terminals	240	240
word count	268435456 words	268435456 words
character code	256000000	256000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	95 °C	95 °C
organize	256MX72	256MX72
Output characteristics	3-STATE	3-STATE
Package body material	UNSPECIFIED	UNSPECIFIED
encapsulated code	DIMM	DIMM
Encapsulate equivalent code	DIMM240,40	DIMM240,40
Package shape	RECTANGULAR	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	260	260
power supply	1.5 V	1.5 V
Certification status	Not Qualified	Not Qualified
refresh cycle	8192	8192
self refresh	YES	YES
Maximum supply voltage (Vsup)	1.575 V	1.575 V
Minimum supply voltage (Vsup)	1.455 V	1.455 V
Nominal supply voltage (Vsup)	1.5 V	1.5 V
surface mount	NO	NO
technology	CMOS	CMOS
Temperature level	OTHER	OTHER
Terminal form	NO LEAD	NO LEAD
Terminal pitch	1 mm	1 mm
Terminal location	DUAL	DUAL
Maximum time at peak reflow temperature	20	20

Recommended Resources

Automotive electronic fuel-saving circuit (1)

JUO116 internal circuit diagram

Circuit diagram of positive power supply generating negative power supply

500A power switch control circuit

Low noise 200MHz wideband amplifier circuit

Computer motherboard circuit diagram 820 2_19

Analog electronics learning: I cut the analog electronics e-book into pictures to make it easier for masters to read.As shown in the attached Figure 6.7.5, 1. Why is the figure a current feedback operational amplifier circuit? Wh...; whwshiyuan1984 Analog electronics

How to design inverter upper arm drive: I would like to ask you, if the inverter upper bridge arm drive requires a charge pump circuit, how should it be designed? Thank you...; huimin Power technology

Problems in making wireless mobile phone chargers: I need a set of production drawings of a wireless charger urgently. . . . . . . . . . ....; 范凡 RF/Wirelessly

40 Practical Knowledge Summary of Analog Circuits: 1 In electrical interface design, reflection attenuation usually deteriorates at high frequencies because lossy transmission line reflections are frequency-dependent. In this case, it is extremely imp...; lhx694845003 Energy Infrastructure?

Wince application software development to obtain the unique identification code of the device: How can I get the unique identification code of a device in Windows CE system? I found that I can use KernalIoControl to get the device ID and Name on msdn (http://msdn.microsoft.com/zh-cn/library/ms1...; lingr Embedded System

Research on the application of white light LED driving based on electric field induced power amplifier: Experimental name: Preparation and application of white light LED structured coating based on electric field induction Research direction: Experimental research on the preparation process of electric ...; aigtek01 Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components