EEWORLDEEWORLDEEWORLD

Part Number

Search

AS7C33256FT18B-10TQC

Description
3.3V 256K x 18 Flow Through Synchronous SRAM
Categorystorage    storage   
File Size392KB,19 Pages
ManufacturerALSC [Alliance Semiconductor Corporation]
Download Datasheet Parametric View All

AS7C33256FT18B-10TQC Overview

3.3V 256K x 18 Flow Through Synchronous SRAM

AS7C33256FT18B-10TQC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerALSC [Alliance Semiconductor Corporation]
Parts packaging codeQFP
package instructionLQFP,
Contacts100
Reach Compliance Codeunknow
ECCN code3A991.B.2.A
Maximum access time10 ns
Other featuresFLOW-THROUGH ARCHITECTURE
JESD-30 codeR-PQFP-G100
JESD-609 codee0
length20 mm
memory density4718592 bi
Memory IC TypeSTANDARD SRAM
memory width18
Number of functions1
Number of terminals100
word count262144 words
character code256000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize256KX18
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Package shapeRECTANGULAR
Package formFLATPACK, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm
December 2004
®
AS7C33256FT18B
3.3V 256K
×
18 Flow Through Synchronous SRAM
Features
Organization: 262,144 words × 18 bits
Fast clock to data access: 6.5/7.5/8.0/10.0 ns
Fast OE access time: 3.5/4.0 ns
Fully synchronous flow through operation
Asynchronous output enable control
Availalbe in 100-pin TQFP package
Individual byte write and Global write
Multiple chip enables for easy expansion
3.3V core power supply
2.5V or 3.3V I/O operation with separate V
DDQ
Linear or interleaved burst control
Snooze mode for reduced power standby
Common data inputs and data outputs
Logic block diagram
LBO
CLK
ADV
ADSC
ADSP
A[17:0]
CLK
CS
CLR
Burst logic
Q
18
D
CS
Address
register
CLK
2
2
256K × 18
Memory
array
18
16
18
18
18
GWE
BW
b
BWE
BW
a
CE0
CE1
CE2
D
DQb
Q
Byte Write
registers
CLK
D
DQa
Q
Byte Write
registers
CLK
D
2
OE
Enable
register
Q
CE
CLK
Output
Buffers
Input
registers
CLK
ZZ
Power
down
D
Enable
Q
delay
register
CLK
OE
18
DQ [a,b]
Selection guide
–65
Minimum cycle time
Maximum clock access time
Maximum operating current
Maximum standby current
Maximum CMOS standby current (DC)
7.5
6.5
250
120
30
-75
8.5
7.5
225
100
30
-80
10
8.0
200
90
30
-10
12
10.0
175
90
30
Units
ns
ns
mA
mA
mA
12/10/04; v.1.4
Alliance Semiconductor
P. 1 of 19
Copyright © Alliance Semiconductor. All rights reserved.
AD schematic diagram
Is it possible to set the transparency of the grid lines in the schematic?...
如此美好 PCB Design
Show off the third prize of TI MSP430F5529 training [learning gifts]
[size=3] I was fortunate enough to win a prize in the third phase of TI MSP430F5529 training [Learning with Gifts] [/color][/font][/b][/url][size=4] and received a set of SEED-EXP430F5529 development ...
zzg21 Microcontroller MCU
Why does SMCLK start oscillating early?
If only one USCI is used, it will not work. Now I configure two identical USCI_A modules. Same configuration, only the last USCI enables interrupts, but SMCLK starts after the fourth SPI time.void Ini...
cl17726 Microcontroller MCU
Classification of land
Vref is the reference voltage input pin of the ADC (Analog to Digital Converter) function. When the reference voltage source of the ADC uses an external reference voltage, a voltage must be input to V...
dtcxn MCU
Test and Measurement - Oscilloscope Vertical Resolution
[i=s]This post was last edited by Micsig on 2019-12-17 14:12[/i]Vertical resolution concept The first step in measuring analog signals with a digital oscilloscope is to use an ADC (analog-to-digital c...
Micsig麦科信 Integrated technical exchanges
New Wince and Mobile communication group 3 was established. Group number: 68387065. People who are engaged in the underlying and upper-level software development of Wince and Mobile are welcome to join.
New Wince and Mobile communication group 3 was established. Group number: 68387065. People who are engaged in the underlying and upper-level software development of Wince and Mobile are welcome to joi...
ws01103815 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1631  418  2055  618  318  33  9  42  13  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号