VJ1206A562GFBAE34 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> VJ1206A562GFBAE34

VJ1206A562GFBAE34: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 100 V, C0G, 0.0056 uF, SURFACE MOUNT, 1206, CHIP; CategoryPassive components capacitor; File Size145KB，14 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

VJ1206A562GFBAE34 Overview

CAPACITOR, CERAMIC, MULTILAYER, 100 V, C0G, 0.0056 uF, SURFACE MOUNT, 1206, CHIP

VJ1206A562GFBAE34 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Vishay
package instruction	, 1206
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.0056 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.7 mm
JESD-609 code	e4
length	3.2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	2%
Number of terminals	2
Maximum operating temperature	150 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, Plastic, 7 Inch
positive tolerance	2%
Rated (DC) voltage (URdc)	100 V
Guideline	AEC-Q200
size code	1206
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Silver/Palladium (Ag/Pd)
Terminal shape	WRAPAROUND
width	1.6 mm

Preview

Download Datasheet

View All

VJ....31/VJ....34 Automotive MLCC

Vishay Vitramon

Surface Mount Multilayer Ceramic Chip Capacitors

for Automotive Applications

For more than 20 years Vishay Vitramon has supported the Automotive Industry with robust, highly reliable MLCCs that have

made it a leader in this segment. All Vishay Vitramon MLCCs are manufactured in “Precious Metal Technology” (PMT/NME) with

a wet build process. They are qualified according to AEC Q-200 with PPAP available on request. Applications for these devices

include automotive “under the hood”, safety and comfort electronics. Their termination finish is 100 % tin plate matte and AgPd

which is used with silver epoxy bonding. A Polymer (flexible) termination with 100 % tin plate matte finish is under full qualification

and expected to be released early 2008.

C0G (NP0) DIELECTRIC

GENERAL SPECIFICATIONS

Note:

Electrical characteristics at + 25 °C unless otherwise specified

X7R DIELECTRIC

GENERAL SPECIFICATIONS

Note:

Electrical characteristics at + 25 °C unless otherwise specified

Operating Temperature:

- 55 °C to + 150 °C

(above + 125 °C characteristics 2.3)

Temperature Coefficient of Capacitance (TCC):

± 30 ppm/°C from - 55 °C to + 125 °

Dissipation Factor (DF):

0.1 % maximum at 1.0 V

rms

and

1 kHz for values > 1000 pF

0.1 % maximum at 1.0 V

rms

and

1 MHz for values > 1000 pF

Voltage Range:

25 Vdc to 3000 Vdc

Insulating Resistance:

At + 25 °C 100 000 MΩ min or 1000

ΩF

whichever is less

At + 125 °C 10 000 MΩ min or 100

ΩF

whichever is less

Aging:

0 % maximum per decade

Dielectric Withstanding Voltage (DWV):

This is the maximum voltage the capacitors are tested for

a 1 to 5 second period and the charge/discharge current

does not exceed 50 mA

≤

200 Vdc: DWV at 250 % of rated voltage

500 Vdc: DWV at 200 % of rated voltage

630 Vdc/1000 Vdc: DWV at 150 % of rated voltage

3000 Vdc: DWV at 120 % of rated voltage

Operating Temperature:

- 55 °C to + 150 °C

(above + 125 °C characteristics 2.3)

Capacitance Range:

100 pF to 1.0 µF

Temperature Coefficient of Capacitance (TCC):

X7R: ± 15 % from - 55 °C to 125 °C, with 0 Vdc applied

X5R: ± 15 % from - 55 °C to 85 °C, with 0 Vdc applied

(5)

Dissipation Factor (DF):

≤

25 V ratings: 3.5 % maximum at 1.0 V

rms

and 1 kHz

≤

25 V ratings: 2.5 % maximum at 1.0 V

rms

and 1 kHz

Aging Rate:

1 % maximum per decade

Voltage Range:

10 Vdc to 1000 Vdc

Insulating Resistance:

At + 25 °C 100 000 MΩ min. or 1000

ΩF

whichever is less

At + 125 °C 10 000 MΩ min. or 100

ΩF

whichever is less

Dielectric Withstanding Voltage (DWV):

This is the maximum voltage the capacitors are tested for

a 1 to 5 s period and the charge/discharge current does

not exceed 50 mA

≤

200 Vdc: DWV at 250 % of rated voltage

500 Vdc: DWV at 200 % of rated voltage

630 Vdc/1000 Vdc: DWV at 150 % of rated voltage

www.vishay.com

For technical questions, contact: mlcc@vishay.com

Document Number: 45040

Revision: 03-Apr-08

Recommended Resources

Electronic music flashing light circuit

Inverter circuit schematic diagram of Konka LC-TM2018 LCD TV (1)

FCOG6100 fully functional thyristor trigger circuit

SK-II voice control circuit

810E computer motherboard circuit diagram_31

Field output circuit: AN5534

Problems with using integer as input or output in ISE: Use ise to simulate . If you use integer as input or output, createIn the test bench waveform , the corresponding variable will bea vector with the dimension of integer range. For example, a, b : IN I...; innerpeace FPGA/CPLD

Pointer meter: Pointer meter I have used a digital meter for one or two years. The direct reason for buying a pointer meter this time is to use it for MOSFET testing.Searching online and looking for books in the lib...; 辛昕 Talking

Bachelor's-Master's-PhD: A young man came to a barbershop to get his hair cut. He asked, "How long will it take to get a haircut?" The barber looked at the customers in the shop and said, "About two hours." The young man left...; zca123 Talking

Questions about HMC833LP6GE: I beg an expert to help analyze whether the register configuration of HMC833LP6GE in the following program is correct. The program download hardware debugging does not show the frequency set in the pr...; 1430099892 RF/Wirelessly

Mouse-type home answering machine: Computer mouse is consumable, it will not take long to replace one. Mouse has exquisite appearance, comfortable feel and two or three buttons for control. Using the shell of mouse, you can make an exq...; rain MCU

ISE integrated wiring problem: I used ISE to synthesize layout and routing to generate a GPF file and downloaded it to the board. Now I want to use SYNPLIFY to synthesize, but an error occurs in the MAP during the layout and routin...; eeleader-mcu FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components