EEWORLDEEWORLDEEWORLD

Part Number

Search

AS7C34096-20

Description
512K X 8 STANDARD SRAM, 15 ns, PDSO44
Categorystorage   
File Size209KB,9 Pages
ManufacturerALSC [Alliance Semiconductor Corporation]
Download Datasheet Parametric View All

AS7C34096-20 Overview

512K X 8 STANDARD SRAM, 15 ns, PDSO44

AS7C34096-20 Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals44
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage5.5 V
Minimum supply/operating voltage4.5 V
Rated supply voltage5 V
maximum access time15 ns
Processing package descriptionTSOP2-44
stateDISCONTINUED
CraftsmanshipCMOS
packaging shapeRECTANGULAR
Package SizeSMALL OUTLINE, THIN PROFILE
surface mountYes
Terminal formGULL WING
Terminal spacing0.8000 mm
terminal coatingTIN LEAD
Terminal locationDUAL
Packaging MaterialsPLASTIC/EPOXY
Temperature levelCOMMERCIAL
memory width8
organize512K X 8
storage density4.19E6 deg
operating modeASYNCHRONOUS
Number of digits524288 words
Number of digits512K
Memory IC typeSTANDARD SRAM
serial parallelPARALLEL
January 2005
®
AS7C4096
AS7C34096
5V/3.3V 512K × 8 CMOS SRAM
Features
• AS7C4096 (5V version)
• AS7C34096 (3.3V version)
• Industrial and commercial temperature
• Organization: 524,288 words × 8 bits
• Center power and ground pins
• High speed
- 10/12/15/20 ns address access time
- 5/6/7/8 ns output enable access time
• Low power consumption: STANDBY
- 110 mW (AS7C4096) / max CMOS
- 72 mW (AS7C34096) / max CMOS
• Equal access and cycle times
• Easy memory expansion with CE, OE inputs
• TTL-compatible, three-state I/O
• JEDEC standard packages
• ESD protection
2000 volts
• Latch-up current
100 mA
- 400 mil 36-pin SOJ
- 44-pin TSOP 2
• Low power consumption: ACTIVE
- 1375 mW (AS7C4096) / max @ 12 ns
- 576 mW (AS7C34096) / max @ 10 ns
Logic block diagram
V
CC
GND
Input buffer
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
I/O1
Pin arrangement
s
36-pin SOJ (400 mil)
A0
A1
A2
A3
A4
CE
I/O1
I/O2
V
CC
GND
I/O3
I/O4
WE
A5
A6
A7
A8
A9
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
NC
A18
A17
A16
A15
OE
I/O8
I/O7
GND
V
CC
I/O6
I/O5
A14
A13
A12
A11
A10
NC
NC
NC
A0
A1
A2
A3
A4
CE
I/O1
I/O2
V
CC
GND
I/O3
I/O4
WE
A5
A6
A7
A8
A9
NC
NC
44-pin TSOP 2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
NC
NC
NC
A18
A17
A16
A15
OE
I/O8
I/O7
GND
V
CC
I/O6
I/O5
A14
A13
A12
A11
A10
NC
NC
NC
Row decoder
524,288 × 8
Array
(4,194,304)
Sense amp
I/O8
Column decoder
A10
A11
A12
A13
A14
A15
A16
A17
A18
WE
OE
CE
Control
Circuit
Selection guide
Maximum address access time
Maximum outputenable access time
Maximum operating current
Maximum CMOS standby current
AS7C4096
AS7C34096
AS7C4096
AS7C34096
–10
10
5
160
20
–12
12
6
250
130
20
20
–15
15
7
220
110
20
20
–20
20
8
180
100
20
20
Unit
ns
ns
mA
mA
mA
mA
1/13/05; v.1.9
Alliance Semiconductor
P. 1 of 9
Copyright © Alliance Semiconductor. All rights reserved.
Please advise on the release script file settings under IAR
My project program was modified from IAR, which only has Debug scripts. I added a Release and used the debug in flash script, but found that the length of the generated code was the same as that under...
logic1231 stm32/stm8
Can I ask for the input method registration form?
I would like to ask about the input method registry. Why are some input method registries in the following format: [HKEY_LOCAL_MACHINE\System\CurrentControlSet\Control\Layouts\e0010804] "Layout Text"=...
wenwen223 Embedded System
Altium Designer 18.1.5 How to change Mechanical1 back to Keepout layer
I have to do it manually inside, which is a bit tricky. Please help me....
btty038 PCB Design
How to determine whether the received data is a command or data when FPGA controls the data transmission and reception of the network card chip
I use FPGA to control the network card chip to make a data transmission and reception device, but how can I make FPGA start sending data? Specifically, FPGA starts sending data when it receives a comm...
yyj807 FPGA/CPLD
Modify the files extracted from DSP56F803
The program read from DSP56F803BU80E is saved in BIN or S19 format. Now I want to modify some character data, but I can't find the check bit in the Hex editor. After modifying it, it can't be used whe...
56F803 NXP MCU
BK3432 SDK Development and Use GuideBK3432 SDK Development and Use Guide
BK3432 SDK Development and Use Guide BK3432 SDK Development and Use GuideLow-power BLE4.2+3.0 dual-mode chip, suitable for electronic scales, POS machines, anti-lost devices, self-timers, remote contr...
无线大师 Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 787  2907  1237  2287  1397  16  59  25  47  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号