EEWORLDEEWORLDEEWORLD

Part Number

Search

DLBB20X18L68Z

Description
Film Capacitor, Polypropylene, 3% +Tol, 3% -Tol, 18uF, Chassis Mount
CategoryPassive components    capacitor   
File Size184KB,4 Pages
ManufacturerCDE [ CORNELL DUBILIER ELECTRONICS ]
Environmental Compliance  
Download Datasheet Parametric View All

DLBB20X18L68Z Overview

Film Capacitor, Polypropylene, 3% +Tol, 3% -Tol, 18uF, Chassis Mount

DLBB20X18L68Z Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerCDE [ CORNELL DUBILIER ELECTRONICS ]
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresRATED AC VOLTAGE (V):200
capacitance18 µF
Capacitor typeFILM CAPACITOR
diameter40 mm
dielectric materialsPOLYPROPYLENE
JESD-609 codee3
length68 mm
Manufacturer's serial numberDL
Installation featuresCHASSIS MOUNT
negative tolerance3%
Number of terminals2
Maximum operating temperature100 °C
Minimum operating temperature-25 °C
Package shapeCYLINDRICAL PACKAGE
Package formRadial
positive tolerance3%
Rated (AC) voltage (URac)200 V
seriesDL
surface mountNO
Terminal surfaceTin (Sn)
Terminal shapeFLEXIBLE WIRE
Type DL
AC Rated 100 ºC Dry HID Lighting Capacitors
Round Plastic Case, Insulated Stranded Wire Leads, Metallized Polypropylene
Type DL dry capacitors are ideal for lighting applications. The
dry construction eliminates the possibility of any oil leaking
from the capacitor. Type DL is a 60,000 hour life capacitor
packaged in a round plastic case with long insulated stranded
wire leads for easy connection. Mounting hardware is available
to give the user flexibility in mounting or placing the units in
confined quarters.
Highlights:
Dry construction- UL94V0 dry resin filled
60,000 hours life
Inherently safe - self healing metallized film
UL recognized under E71645 (construction only - unprotected)
Mounting hardware available
94V0 plastic case and insulated stranded wire leads
No exposed live parts
No grounding required
No clearance requirements
Supplied with or without internal resistor
Lighter weight and compact size
Specifications
Capacitance Range:
Voltage Range:
Capacitance Tolerance:
Temperature Range:
Operating Frequency:
5.0 µF to 75 µF
120, 170, 200, 240, 280, 300, 360, 400 Vac
±3%
–25 ºC to +100 ºC
50/60 Hz
Outline Drawing
Wire Lead Dimensions
18 AWG Flexible Wire
150 ºC, UL and CSA Approved
H
+0.040"
-0.020"
1.0mm/-0.5mm)
2 @ 8.00"
D
+0.020"
-0.0"
(+0.5mm
-0 0mm)
0.375"
Nominal
CDE Cornell Dubilier • 1605 E. Rodney French Blvd. • New Bedford, MA 02744 • Phone: (508)996-8561 • Fax: (508)996-3830 • www.cde.com
I would like to ask you experts, how to eliminate the error caused by the encoder's forward and reverse rotation
As the title says, I am using Omron e6b2-cwz1x. When the encoder is rotating forward and reverse, the AB phase will lag and advance. I use rising edge capture, which results in inaccurate output after...
GoldenSong Sensor
Lithium battery protection board working status
[i=s]This post was last edited by qwqwqw2088 on 2015-9-18 15:17[/i] [align=left][color=rgb(51, 51, 51)][backcolor=rgb(255, 255, 255)][size=18px]The reason why lithium batteries (rechargeable) need pro...
qwqwqw2088 Analogue and Mixed Signal
Share the SPI communication program of TI10-MSP430
The SPI bus system is a synchronous serial peripheral interface; it is a high-speed, full-duplex, synchronous communication bus and only occupies four wires on the chip pins, saving the chip pins and ...
37°男人 Microcontroller MCU
ADI Prize Download Activity 25: ADI Automotive Sensor and Sensor Interface Solutions
[size=3][b][Event Date][/b]: From now on to July 31[/size] [size=3][b][Event Details][/b]: [/size][url=https://www.eeworld.com.cn/huodong/ADI-25/index.php][size=3][b]https://www.eeworld.com.cn/huodong...
EEWORLD社区 Robotics Development
Wrong use of division in VHDL. Please help
Problem with vhdl language. Receive a string of data through the FPGA serial port, then divide this string of data by 256 and take the remainder. Then divide this remainder by 64. Why does an error oc...
jinghong21 FPGA/CPLD
A collection of common module designs in FPGA/CPLD
[backcolor=white] [/backcolor][table=98%] [tr][td][backcolor=white][b]I. Design of Intelligent Fully Digital Phase-Locked Loop[/b] 1. Introduction Digital phase-locked loop has been widely used in dig...
星星之火红 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 640  805  1326  275  172  13  17  27  6  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号