EEWORLDEEWORLDEEWORLD

Part Number

Search

DSC512-053412KL1T

Description
OTHER CLOCK GENERATOR
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size672KB,10 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Parametric View All

DSC512-053412KL1T Overview

OTHER CLOCK GENERATOR

DSC512-053412KL1T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instructionHVQCCN,
Reach Compliance Codecompli
ECCN codeEAR99
Other featuresCLK/CRYSTAL FREQ-NOM IS REPLACED WITH MEMS INTERNAL CLOCK
JESD-30 codeR-XQCC-N32
length5 mm
Humidity sensitivity level1
Number of terminals32
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Maximum output clock frequency460 MHz
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeRECTANGULAR
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
Filter levelAEC-Q100
Maximum seat height0.9 mm
Maximum supply voltage3.6 V
Minimum supply voltage2.25 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width3.2 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
DSC512-05
Crystal-less™ Four Output Clock Generator
General Description
The DSC512-05 is a Crystal-less™, four
output clock generator that implements
Discera’s
proven
PureSilicon™
MEMS
technology. The device provides excellent
jitter and stability over a wide range of
supply voltages and temperatures.
By
eliminating the external quartz crystal,
MEMS
clock
generators
significantly
enhance reliability and accelerate product
development, while meeting stringent clock
performance criteria for a variety of
communications, storage, and networking
applications.
DSC512-05 has an Output Enable / Disable
feature allowing it to disable all outputs
when OE1 and OE2 are low. Each output
enable pin controls one of the two banks of
synchronous clocks. See the OE function
table 1 for more detail.
The device is
available in a 20 pin QFN. Additional output
formats are in any combination of LVPECL,
LVDS, LVCMOS and HCSL.
Features
Two 50MHz (LVDS) Clocks
One 14MHz (LVCMOS) Clock
One 16MHz (LVCMOS) Clock
Available Format on Any Output:
o
o
o
o
HCSL, LVPECL, LVDS or LVCMOS
Ext. Industrial: -40° to 105° C
Industrial: -40° to 85° C
Ext. commercial: -20° to 70° C
Wide Temperature Range
Supply Range of 2.25 to 3.6 V
Low Power Consumption
o
o
o
30% lower than competing devices
Qualified to MIL-STD-883
20 QFN
Excellent Shock & Vibration Immunity
Available Footprints:
Lead Free & RoHS Compliant
Block Diagram*
Short Lead Time: 2 Weeks
AEC-Q100 Automotive Qualified
Applications
Communications/Networking
Embedded and Industrial
Consumer and computation
Medical, Military, Avionics
Storage and enterprise
*
In the above block diagram:
Clk0+ is 14MHz LVCMOS (Clk0- is off)
Clk1+/- and Clk2 +/- are 50MHz LVDS;
Clk3 + is 16MHz LVCMOS (Clk3- is off)
For other frequencies, please contact the factor:
Sales@discera.com
_____________________________________________________________________________________________________________________________ _________________
DSC512-05
Page 1
Self-balancing vehicle-a new type of environmentally friendly vehicle
After a long evolution, humans evolved from crawling on all fours to walking upright today, which also includes the evolutionary direction of more sensitive and faster response of human sensor systems...
jmnbio Automotive Electronics
About the problem of file loss during sysgen
My experiment is based on an example in Zhou Ligong's "arm&wince experiment and practice". The main purpose is to write a driver and then add it to the operating system to realize automatic loading of...
wangkun2046 Embedded System
How can the signal source of Proteus change the phase of the emitted square wave signal?
I want to make three square wave signal sources, and require the input phases of these three signal sources to be 120° apart. How can I do this? I see a clock signal in the signal source, but I don't ...
Hubble林 Analogue and Mixed Signal
About VHDL Sentences
StartFragmentThe VHDL sentence variable a:integer:=2**7; what does the latter mean is 2**7. Pan Song EDA Technology Experimental Tutorial page 237...
alec405 FPGA/CPLD
MSP430 PWM driver problem
I have been doing an experiment recently to use PWM to drive an LED on and off. However, the output PWM waveform is as follows.Of course, this amplitude value cannot drive the LED. What do you think i...
wayne07 Microcontroller MCU
EEWORLD University Hall----TI's solution for high-precision ultrasonic flow measurement at low flow rates
TI's solution for high-precision ultrasonic flow measurement at low flow rates : https://training.eeworld.com.cn/course/4256...
hi5 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2913  2069  2413  440  1492  59  42  49  9  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号