EEWORLDEEWORLDEEWORLD

Part Number

Search

DSC512-053424KL1T

Description
OTHER CLOCK GENERATOR
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size672KB,10 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Parametric View All

DSC512-053424KL1T Overview

OTHER CLOCK GENERATOR

DSC512-053424KL1T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instructionHVQCCN,
Reach Compliance Codecompli
ECCN codeEAR99
Other featuresCLK/CRYSTAL FREQ-NOM IS REPLACED WITH MEMS INTERNAL CLOCK
JESD-30 codeR-XQCC-N32
length5 mm
Humidity sensitivity level1
Number of terminals32
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Maximum output clock frequency460 MHz
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeRECTANGULAR
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
Filter levelAEC-Q100
Maximum seat height0.9 mm
Maximum supply voltage3.6 V
Minimum supply voltage2.25 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width3.2 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
DSC512-05
Crystal-less™ Four Output Clock Generator
General Description
The DSC512-05 is a Crystal-less™, four
output clock generator that implements
Discera’s
proven
PureSilicon™
MEMS
technology. The device provides excellent
jitter and stability over a wide range of
supply voltages and temperatures.
By
eliminating the external quartz crystal,
MEMS
clock
generators
significantly
enhance reliability and accelerate product
development, while meeting stringent clock
performance criteria for a variety of
communications, storage, and networking
applications.
DSC512-05 has an Output Enable / Disable
feature allowing it to disable all outputs
when OE1 and OE2 are low. Each output
enable pin controls one of the two banks of
synchronous clocks. See the OE function
table 1 for more detail.
The device is
available in a 20 pin QFN. Additional output
formats are in any combination of LVPECL,
LVDS, LVCMOS and HCSL.
Features
Two 50MHz (LVDS) Clocks
One 14MHz (LVCMOS) Clock
One 16MHz (LVCMOS) Clock
Available Format on Any Output:
o
o
o
o
HCSL, LVPECL, LVDS or LVCMOS
Ext. Industrial: -40° to 105° C
Industrial: -40° to 85° C
Ext. commercial: -20° to 70° C
Wide Temperature Range
Supply Range of 2.25 to 3.6 V
Low Power Consumption
o
o
o
30% lower than competing devices
Qualified to MIL-STD-883
20 QFN
Excellent Shock & Vibration Immunity
Available Footprints:
Lead Free & RoHS Compliant
Block Diagram*
Short Lead Time: 2 Weeks
AEC-Q100 Automotive Qualified
Applications
Communications/Networking
Embedded and Industrial
Consumer and computation
Medical, Military, Avionics
Storage and enterprise
*
In the above block diagram:
Clk0+ is 14MHz LVCMOS (Clk0- is off)
Clk1+/- and Clk2 +/- are 50MHz LVDS;
Clk3 + is 16MHz LVCMOS (Clk3- is off)
For other frequencies, please contact the factor:
Sales@discera.com
_____________________________________________________________________________________________________________________________ _________________
DSC512-05
Page 1
Can I make an Altera FPGA downloader?
Recently my Altera FPGA downloader broke down and it cannot be recognized when plugged into the computer. So when experts are making FPGA development boards, they will make a downloader....
heningbo FPGA/CPLD
Learn how to use an oscilloscope as a recorder
A waveform recorder can collect signals for a long time and save the data to the hard disk of the device. The length of the collection time depends on the sampling rate and the hard disk capacity. How...
Micsig麦科信 Integrated technical exchanges
I use the GPRS module to dial up to the Internet, but the local IP address is the same as the remote IP address, and the data is not sent to the specified server port. What should I do?
I use the GPRS module to dial ATD*99# to access the Internet. I use the serial port to output information to check the status: local IP address:10.145.168.65 remote IP address:10.145.168.65 tcpip_open...
njzgw Embedded System
[Xingkong Board Python Programming Learning Main Control Board] 2: Burning System Image
On the Xingkong board tutorial page, the official gave the firmware Baidu network disk address: https://pan.baidu.com/s/1KXWOm8HC575mAiCWB434Pw (extraction code: unih), and I saw that the version is v...
数码小叶 Embedded System
How does 6045 generate pwm waves
How to use pwm wave to adjust the backlight on the 6045 development board launched by Shenzhen Tianmo Technology Company? I made corresponding modifications to the board-sam9m10g45ek.c file in the ker...
yjh19891026 FPGA/CPLD
Rewrite the LM3S clock configuration function to a dedicated initialization function
Yesterday I talked about my understanding of the LM3S clock configuration function. Today I made some modifications to the clock part of the graphical configuration file I made two days ago. Because t...
柳叶舟 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2720  294  1538  1110  1497  55  6  31  23  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号