DS33M31N+ datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> DS33M31N+

DS33M31N+: DescriptionEthernet Over SONET/SDH Mapper; CategoryWireless rf/communication Telecom circuit; File Size354KB，21 Pages; ManufacturerMaxim; Websitehttps://www.maximintegrated.com/en.html; Environmental Compliance

Download Datasheet Parametric Compare View All

DS33M31N+ Overview

Ethernet Over SONET/SDH Mapper

DS33M31N+ Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Maxim
Reach Compliance Code	compli

Preview

Download Datasheet

View All

Rev 1; 010809

DS33M30/DS33M31/DS33M33

Ethernet Over SONET/SDH Mapper

________________________ General Description

The DS33M30 family of products provides a compact

and efficient solution for transporting Gigabit Ethernet

traffic over OC-3/STM-1 optical networks. With the

addition of an optical transceiver, Ethernet PHY,

DDR SDRAM, and host processor, a complete

solution of GbE over OC-3/STM-1 can be

implemented. The family supports Ethernet over

SONET/SDH (EoS) at VC-4, “Next-Generation” EoS

high-order mapping with multiple concatenated

VC-3s, and Ethernet over PDH over SONET/SDH

(EoPoS) with up to three virtually concatenated

DS3/E3

tributaries.

The

supported

frame

encapsulations include GFP-F, HDLC, cHDLC, and

X.86 (LAPS).

_____________________________________Features

Support for EoS in One STS-3c/VC-4, EoS

Over Up to Three Concatenated STS-1/VC-3s,

and EoPoS Over Up to Three Concatenated

DS-3s

♦

Two Independent 155.52Mbps SerDes Ports

♦

One 10/100/1000 IEEE 802.3 Ethernet MAC

Port

♦

Configurable MII/RMII/GMII MAC Interface

♦

GFP/LAPS/HDLC/cHDLC Encapsulation

♦

IEEE 802.1Q VLAN and Q-in-Q Support

♦

Add/Drop OAM Frames from

µP

Interface

♦

Quality of Service (QoS) Support

♦

Traffic Policing Through CIR/CBS

♦

Classification Through PCP or DSCP

♦

Supports Up to 512Mb DDR SDRAM Buffer

♦

SPI and Parallel Microprocessor Interfaces

♦

1.8V, 2.5V, 3.3V Supplies

Features continued in Section

♦

_______________________________ Applications

Ethernet Service Delivery Over SONET/SDH

Multiservice Provisioning Platforms (MSPPs)

Transparent LAN Services

LAN Extension

_________________________ Functional Diagram

DS33M30/M31/M33

SERDES A

Framer A

GFP / HDLC / LAPS

Advanced OAM

1 VC-4

High-Order

Mapper

3x VC-3

SERDES B

DS3/E3

Framers

Framer B

SerDes B AND FRAMER B ON

(DS33M31/33 ONLY)

DS3 ADD/DROP (DS33M33 ONLY)

____________________________________________________________ Ordering Information/Selector Guide

PART

DS33M30N+

DS33M31N+

DS33M33N+

SUPPORTED EoS/EoPoS

MODES

EoS at VC-4

EoS at VC-4,

EoS at 3xVC-3,

EoPoS at 3xDS3

EoS at VC-4,

EoS at 3xVC-3,

EoPoS at 3xDS3

155Mbps PORTS

EXT. DS3/E3 LINE

Yes (3)

PIN-PACKAGE

144 CSBGA

256 CSBGA

+Denotes

a lead(Pb)-free/RoHS-compliant package.

Maxim Integrated Products 1

Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple

revisions of any device may be simultaneously available through various sales channels. For information about device

errata, go to:

www.maxim-ic.com/errata.

For pricing, delivery, and ordering information, please contact Maxim Direct at

1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.

Ethernet MAC

Traffic Mgmt

VCAT /

LCAS

DS33M30/M31/M33 DATA SHEET

Table of Contents

1.1

1.2

1.3

GENERAL DESCRIPTION AND FEATURE HIGHLIGHTS ........................................................... 4

EVICE

EATURE

VERVIEW

........................................................................................................ 5

TDM F

EATURE

VERVIEW

............................................................................................................ 6

SONET/SDH............................................................................................................................... 7

STS-3/STM-1 SerDes ....................................................................................................................... 7

STS-3/STM-1 Framer and Formatter ................................................................................................. 7

STS-3c/AU-4 Pointer Processing ...................................................................................................... 8

STS-3c SPE/VC-4 Path Termination ................................................................................................. 8

STS-3 Mux/Demux (DS33M31 and DS33M33 Only).......................................................................... 8

STS-1/AU-3/TU-3 Formatter and Framer (DS33M31 and DS33M33 Only)......................................... 9

STS-1/AU-3/TU-3 Pointer Processing (DS33M31 and DS33M33 only) .............................................. 9

STS-1/VC-3 Path Termination (DS33M31 and DS33M33 only)........................................................ 10

Add/Drop DS3/E3 Framer/Formatter (DS33M31 and DS33M33 only) .............................................. 12

DS3/E3 Ethernet Mapping (DS33M31 and DS33M33 only) ............................................................. 13

Line DS3/E3 Framer/Formatter (DS33M33 only) ............................................................................. 13

Loopback ........................................................................................................................................ 14

SONET/SDH VCAT/LCAS .............................................................................................................. 14

PDH VCAT/LCAS ........................................................................................................................... 15

GFP-F Encapsulation (per ITU-T G.7041) ....................................................................................... 15

HDLC Encapsulation ....................................................................................................................... 15

cHDLC Encapsulation ..................................................................................................................... 15

X.86 Encapsulation Support ............................................................................................................ 15

1.4

1.3.1

1.3.2

1.3.3

1.3.4

1.3.5

1.3.6

1.3.7

1.3.8

1.4.1

1.4.2

1.4.3

1.4.4

1.5.1

1.5.2

1.6.1

1.6.2

1.6.3

1.6.4

1.7.1

1.7.2

1.7.3

1.7.4

1.7.5

1.7.6

1.7.7

PDH (DS33M31

AND

DS33M33 O

NLY

) ...................................................................................... 12

1.5

1.6

IRTUAL

ONCATENATION

(VCAT) (DS33M31

AND

DS33M33

ONLY

) ........................................... 14

NCAPSULATION

........................................................................................................................ 15

1.7

THERNET

EATURE

VERVIEW

.................................................................................................. 15

Ethernet MAC Interface................................................................................................................... 16

Ethernet Bridging for 10/100............................................................................................................ 16

Ethernet Traffic Classification .......................................................................................................... 16

Ethernet Traffic Profiling and Policing .............................................................................................. 16

Ethernet Traffic Scheduling ............................................................................................................. 16

Ethernet Control Frame Processing................................................................................................. 16

Q-in-Q............................................................................................................................................. 16

1.8 SDRAM I

NTERFACE

................................................................................................................... 16

1.9 C

LOCK

ATE

DAPTER

(CLAD) .................................................................................................. 16

1.10

SPI S

ERIAL

ICROPROCESSOR

EATURES

............................................................................... 17

1.11

ARALLEL

ICROPROCESSOR

NTERFACE

(DS33M31

AND

DS33M33 O

NLY

) ............................. 17

1.12

EST AND

IAGNOSTICS

.......................................................................................................... 17

STANDARDS COMPLIANCE...................................................................................................... 18

APPLICATIONS .......................................................................................................................... 20

REVISION HISTORY ................................................................................................................... 21

Rev: 010809

2 of 21

DS33M30/M31/M33 DATA SHEET

1. General Description and Feature Highlights

The DS33M30 family of devices provides interconnection and mapping functionality between Ethernet and

SONET/SDH networking elements. The product family includes three devices with differing features:

•

DS33M30: One GMII mapped to STS-3c/VC-4 in a compact 10mm package.

DS33M31: One GMII/MII mapped to a protected interface, with higher order EoS and EoPoS.

DS33M33: One GMII/MII mapped to a protected interface, with higher order EoS, EoPoS and DS3/E3

add/drop mux.

All devices in the product family contain an Ethernet MAC port, one or two STS-3/STM-1 SerDes ports with the

LVDS/LVPECL interface, one or three GFP-F/HDLC/cHDLC/X.86 (LAPS) protocol encapsulators, one or three

higher order SONET/SDH mappers, a DDR SDRAM interface, and a local bus port for control/status. Ethernet

traffic is encapsulated with GFP-F, HDLC, cHDLC, or X.86 (LAPS) protocol to be transmitted onto the STS-3/

STM-1 interface. The family receives encapsulated Ethernet frames from the SerDes receiver interface and

transmits the de-encapsulated frames onto the Ethernet port.

With the smallest footprint, the DS33M30 contains the smallest feature set in the product family. It performs EoS

higher order mapping of Ethernet frames into a single STS-3c SPE or VC-4. The DS33M30 has one 1000Mbps

(GbE) port with GMII interface. The DS33M30 supports Ethernet OAM insert/extract capability, QoS Priority

Scheduling, VLAN processing, and committed information rate (CIR)-based policers for the delivery of carrier

Ethernet services.

The DS33M31 and DS33M33 expand on the features of the DS33M30 with additional mapping capabilities. They

support next-generation Ethernet over SONET/SDH in virtually concatenated higher order containers as well as

Ethernet-over-PDH-over-SONET/SDH (EoPoS) at the DS3/E3 level. They have an Ethernet interface that can be

configured as a 10/100Mbps MII/RMII port or a 1000Mbps (GbE) GMII port. They integrate four

mapping/demapping functions:

•

SONET/SDH mapping: STS-1/VC-3 to STS-3/STM-1; or TU-3 to VC-4 to STM-1

PDH mapping: DS3/E3 to STS-1/VC-3 (or TUG-3/VC-4);

EoS higher order mapping: Ethernet to STS-1/VC-3 (or TU-3); and

EoPoS mapping: Ethernet to DS3/E3 to STS-1/VC-3 (or TUG-3/VC-4).

At the STS-3/STM-1 side, the DS33M31 and DS33M33 devices interface to an STS-3/STM-1 signal through dual

serial-data buses operating at the rate of 155.52Mbps. This allows the implementation of a protected SONET/SDH

at PHY layer. Each serializer/deserializer (SerDes) is supported with independent STS-3/STM-1 framer.

The DS33M33 supports all the features of the DS33M30 and DS33M31, with additional line interfaces for up to

three add/drop DS3/E3 tributaries.

The SerDes interfaces, with LVDS/LVPECL, can be seamlessly connected to commercially available optical

transceivers.

Microprocessor control can be accomplished through an 8/16-bit local bus or SPI bus. The family contains a

125MHz DDR SDRAM controller and interfaces to a 32-bit-wide 256Mb DDR SDRAM through a 16-bit data bus.

The DDR SDRAM is used to buffer data through the Ethernet and STS-3/STM-1 ports.

The power supplies consist of a 1.8V core supply, a 2.5V DDR SDRAM supply, and 3.3V I/O supply.

Rev: 010809

4 of 21

DS33M31N+ Related Products

	DS33M31N+	DS33M30N+	DS33M30_08	DS33M33N+
Description	Ethernet Over SONET/SDH Mapper	Ethernet Over SONET/SDH Mapper	Ethernet Over SONET/SDH Mapper	Ethernet Over SONET/SDH Mapper
Is it lead-free?	Lead free	Lead free	-	Lead free
Is it Rohs certified?	conform to	conform to	-	conform to
Maker	Maxim	Maxim	-	Maxim
Reach Compliance Code	compli	compli	-	compli

Recommended Resources

Head playback equalization circuit

220V AC mains directly drives small relay circuit_4

Circuit diagram of low temperature coefficient precision voltage regulator composed of CW136

25mA floating current source circuit diagram

High efficiency parallel LED flasher

Optocoupled VF conversion circuit

【Featured Q&A】About battery protection and fuel gauge design: In battery pack design, battery safety, battery life, battery life, fast charging, etc. are important design considerations. Currently, the battery pack design solutions provided by TI can be applied ...; qwqwqw2088 Energy Infrastructure?

Analysis of 2019 National Competition Questions: Questions F, H, and K: The following is a retelling of one of our netizen D’s analysis of questions J and H in the national competition.Question F: Paper counting display deviceQuestion: Can this topic be understood as the ...; okhxyyo Electronics Design Contest

Introducing a new type of "digital temperature and humidity sensor": This is a temperature and humidity sensor that uses a two-wire serial digital interface. It is very convenient to interface with a single-chip microcomputer, and the timing is also very simple. The me...; 忙忙草 MCU

Use of CC3200 onboard temperature sensor: By studying the temperature sensor in the out of box example, I transplanted it to the tcp_socket program as follows. The data received on the PC side is empty. Please ask the experts in the forum...; yld66 Wireless Connectivity

Does anyone have any good bootloader? It is required to download the nk.bin file to the memory and run it.: If you have any, please send me a recommendation. If you have time, please send me a copy. My email address is cy757#21cn.com (# is changed to @)...; fanxuxu Embedded System

Is there a corresponding low voltage version for STM8S?: There is a project using STM8S105, powered by batteries (3 NiMH cells), with a DC-DC in the system to power the amplifier. When the DC-DC is started or the output power is high, it often causes the MC...; czttranslator stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components