390LB036M16 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > 390LB036M16

Preview

390LB036M16: DescriptionSubmersible EMI/RFI Cable Sealing Backshell with Strain Relief; File Size58KB，2 Pages; ManufacturerGlenair; Websitehttp://www.glenair.com/

Download Datasheet View All

390LB036M16 Overview

Submersible EMI/RFI Cable Sealing Backshell with Strain Relief

Preview

Download Datasheet

View All

390-036

Submersible EMI/RFI Cable Sealing Backshell

with Strain Relief

Type G - Rotatable Coupling - Low Profile

CONNECTOR

DESIGNATORS

390 F S 036 M 16 10 M 6

Product Series

Connector

Designator

Angle and Profile

A = 90

B = 45

S = Straight

Basic Part No.

Finish (Table II)

Length ± .060 (1.52)

Minimum Order

Length 2.0 Inch

(See Note 4)

Length: S only

(1/2 inch increments:

e.g. 6 = 3 inches)

Strain Relief Style

(H, A, M, D)

Cable Entry (Tables X, XI)

Shell Size (Table I)

A-F-H-L-S

ROTATABLE

COUPLING

TYPE G INDIVIDUAL

AND/OR OVERALL

SHIELD TERMINATION

.500 (12.7)

Max

A Thread

(Table I)

C Typ.

(Table I)

.88 (22.4) Max

O-Rings

(Table III)

F (Table III)

STYLE 2

(45° & 90°

See Note 1)

H (Table III)

STYLE H

Heavy Duty

(Table X)

STYLE A

Medium Duty

(Table XI)

STYLE M

Medium Duty

(Table XI)

STYLE D

Medium Duty

(Table XI)

.135 (3.4)

Max

Cable

Range

Cable

Range

Cable

Range

Cable

Entry

CAGE Code 06324

Printed in U.S.A.

GLENAIR, INC.

•

1211 AIR WAY

•

GLENDALE, CA 91201-2497

•

818-247-6000

•

FAX 818-500-9912

www.glenair.com

E-Mail: sales@glenair.com

Series 39 - Page 74

Recommended Resources

ACS402-5SB4 typical application circuit diagram

Four bedrooms and two living rooms circuit diagram

Sound control switch circuit diagram

555 anti-moth device

Entertainment heart rhythm monitor

BA5201 (household appliances) infrared remote control decoding circuit

Questions about FPGA clock pin allocation and clock network: When adjusting the Cyclone V ddr3 hard core, the local clock pins of ddr3 must be assigned in the same bank as other hard core functional pins, otherwise the compilation will fail. But the FPGA clock ...; robertslyh FPGA/CPLD

Multisim8 User Manual: Multisim8 User Manual...; james_zhangwk MCU

In the program, the bit variable is assigned a byte value. It's so strange. Can you explain it?: sbit MOSIO = P3^4;MOSIO =0xff >> 7 I am very confused. MOSIO is a bit variable, but BT3 is shifted right by 7 bits. It is a byte in itself. How can BT3 be shifted and assigned to MOSIO?...; 新手小黑 51mcu

Wince resources for sale: X86 architecture BSP (AMD, VIA chipset, etc.) S3C2410BSP, schematics, PCB, etc....; zhuweibing Embedded System

WEBENCH, why can't I open the webpage?: I made a design in WEBENCH and was ready to submit it. I found that I needed to select a file and generate a schematic diagram, but I got errors after generating it several times. Later, I was stuck i...; ienglgge Analogue and Mixed Signal

How to solder the chip? Please advise: I use DA7505 components, 8-pin surface mount package, the pin spacing is only 1mm, manual soldering is difficult. How to connect this chip better, please give me some advice. Thank you!!...; fangfang Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components