501R18N390JV4 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> 501R18N390JV4

501R18N390JV4: DescriptionCeramic Capacitor, Multilayer, Ceramic, 500V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.000039uF, Surface Mount, 1206, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size138KB，2 Pages; ManufacturerJohanson Dielectrics; Environmental Compliance

Download Datasheet Parametric View All

501R18N390JV4 Overview

Ceramic Capacitor, Multilayer, Ceramic, 500V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.000039uF, Surface Mount, 1206, CHIP, ROHS COMPLIANT

501R18N390JV4 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Johanson Dielectrics
package instruction	, 1206
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.000039 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.7 mm
JESD-609 code	e3
length	3.17 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	BULK
positive tolerance	5%
Rated (DC) voltage (URdc)	500 V
size code	1206
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	1.57 mm

Preview

Download Datasheet

View All

IGH

OLTAGE

URFACE

OUNT

MLCC

250 - 6,000 VDC

These high voltage capacitors feature a special internal

electrode design which reduces voltage concentrations by

distributing voltage gradients throughout the entire capacitor.

This unique design also affords increased capacitance values

in a given case size and voltage rating. The capacitors are

designed and manufactured to the general requirement of

EIA198 and are subjected to a 100% electrical testing making

them well suited for a wide variety of telecommunication,

commercial, and industrial applications.

PPLICATIONS

• Analog & Digital Modems

• Lighting Ballast Circuits

• DC-DC Converters

• LAN/WAN Interface

• Voltage Multipliers

• Back-lighting Inverters

NOW AVAILABLE

with Polyterm

soft termination option for

demanding environments & processes. Visit our website for full details.

ASE

IZE

JDI /EIA

Inches

E/B

.080 ±.010

.050 ±.010

.055 Max.

.020 ±.010

.125 ±.010

.062 ±.010

.067 Max.

.020 ±.010

(mm)

(2.03 ±.25)

(1.27 ±.25)

(1.40)

(0.51±.25)

(3.17 ±.25)

(1.57 ±.25)

(1.70)

(0.51±.25)

Rated

Voltage

250

500

630

1000

250

500

630

1000

2000

3000

250

500

630

1000

2000

3000

500

630

1000

2000

3000

4000

5000

6000

VDC

APACITANCE

ELECTION

NPO Dielectric

Minimum

Maximum

1.0

680

560

390

1500

1200

1000

220

3900

2700

1800

560

220

4700

3300

2200

820

470

180

X7R Dielectric

Minimum

Maximum

1000

100

1000

100

1000

100

1000

100

0.022

0.010

6800

4700

0.068

0.047

0.027

0.018

4700

1000

0.220

0.100

0.056

0.047

3900

2700

0.100

0.068

0.047

8200

3900

2200

1000

100

µF

R15/0805

R18/1206

S41/1210

E/B

.125 ±.010

.095 ±.010

.080 Max.

.020 ±.010

(3.18 ±.25)

(2.41 ±.25)

(2.03)

(0.51±.25)

R29/1808

E/B

.189 ±.010

.080 ±.010

.085 Max.

.020 ±.010

(4.80 ±.25)

(2.03 ±.25)

(2.16)

(0.51±.25)

Available cap. values include these significant retma values and their multiples: 1.0 1.2 1.5 1.8 2.2 2.7 3.3 3.9 4.7 5.6 6.8 8.2

( 1.0 = 1.0, 10, 100, 1000, etc.) Consult factory for non-retma values and sizes or voltages not shown.

www.johanson dielectrics.com

Recommended Resources

Do you understand the camera-based ADAS system?

Low drift peak detector

Thyristor timing circuit controlled by double meter

Yonghua brand APT series ceiling type, DPT12 series duct type ventilation fan circuit diagram

Audio toy car circuit

48MHz HCMOS oscillator circuit

How to be a good programmer?: rt...; yangguang001 Embedded System

How can I get an accurate 96k Hz output signal using a 50 MHz input clock?: How can I get an accurate 96k Hz output signal using a 50 MHz input clock?...; Grizabella FPGA/CPLD

Can you explain the differences between the various technologies currently used in televisions?: [i=s]This post was last edited by Dark Flame on 2016-2-3 01:22[/i] I want to buy a TV recently, but I don't know much about the new technologies, so I want to do some research first. I checked and it ...; 黑暗火焰 Mobile and portable

Datasheet block diagram: I have watched the step-by-step teaching videos of 2812 for a few days. I would like to ask how the seniors understand the various block diagrams on the datasheet....; cxw111 Microcontroller MCU

Someone bought a finished dual-port 4G to WiFi wireless router motherboard and asked for the source code. Has anyone encountered the same type?: I am an engineer working at Bojing Network. The 4G to WiFi wireless router motherboard with dual network ports is a solution motherboard that our company has developed and produced through software an...; 沉迷物联网WiFi的小哥 Talking

Multi-level logic clock: When the combinational logic that generates the gated clock exceeds one level (that is, more than a single AND or OR gate), it becomes difficult to verify the reliability of the design project. Even i...; songbo FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components