380AJ105M12 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > 380AJ105M12

Preview

380AJ105M12: DescriptionEMI/RFI Non-Environmental Backshell with Strain Relief; File Size85KB，2 Pages; ManufacturerGlenair; Websitehttp://www.glenair.com/

Download Datasheet View All

380AJ105M12 Overview

EMI/RFI Non-Environmental Backshell with Strain Relief

Preview

Download Datasheet

View All

380-105

EMI/RFI Non-Environmental Backshell

with Strain Relief

Type F - Self-Locking - Rotatable Coupling - Standard Profile

CONNECTOR

DESIGNATORS

380 F H 105 M 16 08 A

Product Series

Connector

Designator

Angle and Profile

H = 45°

J = 90°

See page 38-118 for straight

Strain Relief Style (H, A, M, D)

Cable Entry (Table X, XI)

Shell Size (Table I)

Finish (Table II)

Basic Part No.

A-F-H-L-S

SELF-LOCKING

ROTATABLE

COUPLING

TYPE F INDIVIDUAL

AND/OR OVERALL

SHIELD TERMINATION

A Thread

1.00 (25.4)

Max

(Table I)

(Table III)

G (Table III)

E Typ.

(Table I)

STYLE 2

(See Note 1)

Anti-Rotation

Device (Typ.)

J (Table III)

STYLE H

Heavy Duty

(Table X)

STYLE A

Medium Duty

(Table XI)

STYLE M

Medium Duty

(Table XI)

STYLE D

Medium Duty

(Table XI)

.135 (3.4)

Max

Cable

Range

Cable

Range

Cable

Range

Cable

Entry

CAGE Code 06324

Printed in U.S.A.

GLENAIR, INC.

•

1211 AIR WAY

•

GLENDALE, CA 91201-2497

•

818-247-6000

•

FAX 818-500-9912

www.glenair.com

E-Mail: sales@glenair.com

Series 38 - Page 120

Recommended Resources

DC power boost circuit a

555 pitch changing multivibrator circuit

Analysis of Motorola 168VA mobile phone car charger

The production of several electric indicator lights

Eight-speed button operation driving circuit

Please teach me a Verilog program!: dram dram = dram.clk_in(clk_10mb),.clk_out(clk_out)); half_clk b(.clk_in(clk_10mb),.clk_out(clk_out)); dram = dram.clk_in(clk_10mb),.clk_out(clk_out)); dram = dram.clk_out(clk_10mb),.clk_out(clk_out))...; lingfeng Embedded System

Question: STM's 16 high current drivers: Question: For the 16 high-current high-level drive optocouplers of STM, should they be connected in series with a resistor or a pull-up resistor?Another question: When using a timer, can the port corr...; maxipeiz stm32/stm8

Periodic feedback pure digital phase-locked loop based on actel fpga: [i=s]This post was last edited by teleagle on 2018-10-8 22:19[/i] [b][color=#000000] [/color][/b][color=#000000]A periodic feedback pure digital phase-locked loop based on actel FPGA: [/color][color=#...; teleagle FPGA/CPLD

Looking for development tools for Mac OS X: As title...; zhaoqibin ST MEMS Sensor Creative Design Competition

Embedded AMR Tsinghua University Training Course: Embedded AMR Tsinghua University Training Course...; 呱呱 MCU

What does this circuit do?: This is a drawing of a single power supply circuit. When dual power supply is used, the ground is generally changed to a negative power supply. I have never understood its specific function. Please he...; yyd0311 Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components