EEWORLDEEWORLDEEWORLD

Part Number

Search

MT5VDDT1672AY-262XX

Description
DDR DRAM Module, 16MX72, 0.75ns, CMOS, LEAD FREE, DIMM-184
Categorystorage    storage   
File Size589KB,29 Pages
ManufacturerMicron Technology
Websitehttp://www.mdtic.com.tw/
Environmental Compliance  
Download Datasheet Parametric View All

MT5VDDT1672AY-262XX Overview

DDR DRAM Module, 16MX72, 0.75ns, CMOS, LEAD FREE, DIMM-184

MT5VDDT1672AY-262XX Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerMicron Technology
Parts packaging codeDIMM
package instructionDIMM,
Contacts184
Reach Compliance Codecompliant
ECCN codeEAR99
access modeSINGLE BANK PAGE BURST
Maximum access time0.75 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-XDMA-N184
JESD-609 codee4
memory density1207959552 bit
Memory IC TypeDDR DRAM MODULE
memory width72
Number of functions1
Number of ports1
Number of terminals184
word count16777216 words
character code16000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16MX72
Package body materialUNSPECIFIED
encapsulated codeDIMM
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
self refreshYES
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceGold (Au)
Terminal formNO LEAD
Terminal locationDUAL
Maximum time at peak reflow temperature30
64MB, 128MB, 256MB (x72, ECC, SR)
184-PIN DDR SDRAM UDIMM
DDR SDRAM
UNBUFFERED DIMM
Features
• JEDEC-standard 184-pin, dual in-line memory
module (DDR DIMM)
• Utilizes 266 MT/s and 333MT/s DDR SDRAM
components
• Fast data transfer rates: PC2100 or PC2700
• 64MB (8 Meg x 72), 128MB (16 Meg x 72), and
256MB (32 Meg x 72)
• Supports ECC error detection and correction
• V
DD
= V
DD
Q = +2.5V
• V
DDSPD
= +2.3V to +3.6V
• 2.5V I/O (SSTL_2 compatible)
• Commands entered on each positive CK edge
• DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
• Internal, pipelined double data rate (DDR)
architecture; two data accesses per clock cycle
• Bidirectional data strobe (DQS) transmitted/
received with data—i.e., source-synchronous data
capture
• Differential clock inputs (CK and CK#)
• Four internal device banks for concurrent operation
• Selectable burst lengths: 2, 4, or 8
• Auto precharge option
• Auto Refresh and Self Refresh Modes
• 15.625µs (64MB); 7.8125µs (128MB, 256MB)
maximum average periodic refresh interval
• Serial Presence Detect (SPD) with EEPROM
• Selectable READ CAS latency for maximum
compatibility
• Gold edge contacts
MT5VDDT872A – 64MB
MT5VDDT1672A – 128MB
MT5VDDT3272A – 256MB
For the latest data sheet, please refer to the Micron
Web
site:
www.micron.com/products/modules
Figure 1: 184-Pin DIMM (MO-206)
OPTIONS
MARKING
• Package
184-pin DIMM (standard)
G
1
184-pin DIMM (lead-free)
Y
2
• Memory Clock, Speed, CAS Latency (CL)
6ns, 333 MT/s (167 MHz), CL = 2.5
-335
7.5ns, 266 MT/s (133 MHz), CL = 2
-262
1
7.5ns, 266 MT/s (133 MHz), CL = 2
-26A
1
7.5ns, 266 (133 MHz), CL = 2.5
-265
• Self Refresh
Standard
None
Low Power
L
NOTE:
1. Consult Micron for product availability.
2. CL = Device CAS (READ) Latency.
Table 1:
Address Table
64MB
128MB
8K
8K (A0 –A12)
4 (BA0, BA1)
256Mb (16 Meg x 16)
512 (A0 –A8)
1 (S0#)
256MB
8K
8K (A0 –A12)
4 (BA0, BA1)
512Mb (32 Meg x 16)
1K (A0 –A9)
1 (S0#)
4K
4K (A0 –A11)
4 (BA0, BA1)
128Mb (8 Meg x 16)
512 (A0 –A8)
1 (S0#)
Refresh Count
Row Addressing
Device Bank Addressing
Device Configuration
Column Addressing
Module Rank Addressing
pdf: 09005aef808143d9, source: 09005aef806e1c40
DD5C8_16_32x72AG.fm - Rev. E 9/04 EN
1
©2004 Micron Technology, Inc. All rights reserved.
PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE.
How to check the memory capacity used after compilation in STVD?
How can I check the memory used by the compiled program in STVD? How much memory is used? How much is left?...
zhouminhua stm32/stm8
How do 51 microcontrollers communicate with external memory?
I only know one side of this, but not the other. I don't know how to ask. I seem to want to know their time sequence relationship. Which senior can tell me in detail? I don't have any reference books!...
lctslc888 Embedded System
I would like some advice on how to import .brd files into DXP
I have a Cadence 16.6 BRD file. After importing it using the AD13 version Import Wizard, it shows blank. I don’t know what’s going on. Can anyone help me convert it to a format that can be opened by D...
srzm PCB Design
Have you been cheated today?
As the title says, let’s talk about it. How did you get cheated?...
shuangshumei Talking
STM32F103ZET6 falls into HardDefault_Handle during debug interrupt
When debugging an interrupt on STM32F103ZET6, I always cannot enter the interrupt and it will be in HardDefault_Handle. What is the problem? Please help me...
Jackyy stm32/stm8
RF Amplifier
What is the input voltage range of the Vg port of VCA824? Can R1 be left out when VCA824 is used as a four-quadrant multiplier?...
529wh Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2275  491  1835  8  2323  46  10  37  1  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号