370GA008B11 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > 370GA008B11

Preview

370GA008B11: DescriptionWater-Tight Cable Sealing Backshell; File Size176KB，2 Pages; ManufacturerGlenair; Websitehttp://www.glenair.com/

Download Datasheet View All

370GA008B11 Overview

Water-Tight Cable Sealing Backshell

Preview

Download Datasheet

View All

370-008

Water-Tight Cable Sealing Backshell

with Strain Relief

Standard Proﬁle - Rotatable Coupling

370 G S 008 M 17 10 C 6

CONNECTOR

DESIGNATOR

ROTATABLE

COUPLING

Product Series

Connector Designator

Length: S only (1/2 inch incre-

ments: e.g. 6 = 3 inches)

Strain Relief Style (C, E)

Angle and Proﬁle

A = 90°

B = 45°

S = Straight

Basic Part No.

Cable Entry (Tables IV, V)

Shell Size (Table I)

Finish (Table II)

Length ± .060 (1.52)

Min. Order Length 2.0 Inch

(See Note 5)

A Thread

(Table I)

C Typ.

(Table I)

Length ± .060 (1.52)

Min. Order Length 1.5 Inch

(See Note 5)

STYLE 2

(STRAIGHT

See Note 1)

Length ± .060 (1.52)

1.25 (31.8)

Max

(Table III)

F (Table III)

H (Table III)

STYLE 2

(45° & 90°

See Note 1)

STYLE C

Medium Duty

(Table IV)

Clamping

Bars

STYLE E

Medium Duty

(Table V)

L (See

Note 3)

Cable

Range

Cable

CAGE Code 06324

Printed in U.S.A.

GLENAIR, INC.

•

1211 AIR WAY

•

GLENDALE, CA 91201-2497

•

818-247-6000

•

FAX 818-500-9912

www.glenair.com

E-Mail: sales@glenair.com

Series 37 - Page 16

Recommended Resources

clock signal transmission circuit

Dual timing multiplexer circuit

Signal circuit using light-controlled relay to control thyristor

Unique fuzzer circuit diagram

Try making an SRS effector circuit using an op amp

Flyback switching power supply with two sets of transistors and diode clamps

CBG201209U201T Product Specifications: Dear experts, if anyone has the product specification of CBG201209U201T, please share it with me! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! !...; 史蒂芬 Test/Measurement

A detail problem of ucos2: How does the delay function OSTimeDly() implement the delay? I can't tell it from the source code. The source code is as follows: void OSTimeDly (INT16U ticks) { INT8U y; #if OS_CRITICAL_METHOD == 3 /...; lijian5113110 Real-time operating system RTOS

Confusion about the storage of FPGA development board: I see that all FPGA development boards on the market have RAM and flash. I didn't use dedicated memory chips much before. I also learned about it roughly on the Internet, but I still have some questio...; syaoraner FPGA/CPLD

Keil compiles ADuC7029 and reports an error: After creating a new project, select Copy ADuC702x.s.I added a main.c file myself, which is empty.I tried to compile it and got an error immediately. The error messages are all in ADuC702x.s:But this ...; johdon2323 ADI Reference Circuit

[Urgent] Please teach me how to use VHDL to implement matrix transposition: How to use VHDL to implement 8*8 matrix transpose? Please give me some advice, thank you!...; qianyg Embedded System

Help: DSP emulator driver: I have a "Sanzhi" brand DSP emulator that I bought a few years ago, but I lost the driver, and the company went bankrupt. What bad luck! Does anyone have the DSP emulator driver? Thank you, thank you,...; aijing_yang DSP and ARM Processors

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components