54122-416-26-1950 datasheet, PDF

54122-416-26-1950: DescriptionBoard Connector, 52 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54122-416-26-1950 Overview

Board Connector, 52 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
body width	0.19 inch
subject depth	0.768 inch
body length	2.6 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	79u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	52

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

Transfer a de2-70 board: Brand new, I bought it for my own project before, but I didn't use it. If you need it, please add QQ: 7030006, the price is 2000, it can be used for interviews in Shanghai...; duanwuyu FPGA/CPLD

SAM R21 cannot be downloaded: Since Atmel Studio 6.2 has many routines, I have been using the onboard EDBG emulator. I was debugging APPS_PEER2PEER1 all day yesterday. Everything was normal at the company in the afternoon. When I ...; pleasemissme MCU

Learn TI multi-core DSP easily (2): Clock configuration of TMS320C6678: [size=4][color=#0000ff][b]This article was published by the author on EEworld (bbs.eeworld.com.cn). Please do not reprint without the permission of EEworld. [/b][/color][/size] When designing MCU and ...; besk DSP and ARM Processors

Verilog introductory book sharing: I'm sending you a pdf book, maybe it can be useful to some people. I've read most of it, and I think it's pretty good! Share it. It's too troublesome to describe it, you can download the pictures and ...; secretgarden FPGA/CPLD

FPGA basics and how it works: FPGA basics and how it works Whether you use a graphical design program, ANSI C or VHDL, such a complex synthesis process can make you wonder how FPGAs really work. How do the programs in this chip wo...; 雷北城 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components