EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC2217IUP-PBF

Description
1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64
Categorysemiconductor    logic   
File Size1MB,32 Pages
ManufacturerLinear ( ADI )
Websitehttp://www.analog.com/cn/index.html
Download Datasheet Parametric Compare View All

LTC2217IUP-PBF Overview

1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64

LTC2217IUP-PBF Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals64
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Rated supply voltage3.3 V
Maximum linear error0.0053 %
Maximum limit analog input voltage2.75 V
Minimum limit analog input voltage0.0 V
Processing package description9 × 9 MM, plastic, MO-220WNJR, QFN-64
stateACTIVE
packaging shapeSQUARE
Package SizeChip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
surface mountYes
Terminal formNO
Terminal spacing0.5000 mm
terminal coatingtin lead
Terminal locationFour
Packaging MaterialsPlastic/Epoxy
Temperature levelINDUSTRIAL
Sampling Rate105 MHz
Output formatParallel, WORD
Type of converterproprietary method
Number of digits16
Output bit encodingOFFSET binary, 2S supplementary binary
Number of analog channels1
Sample and hold and track and holdSAMPLE
LTC2217
16-Bit, 105Msps
Low Noise ADC
FEATURES
DESCRIPTION
The LTC
®
2217 is a 105Msps sampling 16-bit A/D converter
designed for digitizing high frequency, wide dynamic range
signals with input frequencies up to 400MHz. The input
range of the ADC is fixed at 2.75V
P-P
.
The LTC2217 is perfect for demanding communications
applications, with AC performance that includes 81.3dBFS
Noise Floor and 100dB spurious free dynamic range
(SFDR). Ultra low jitter of 85fs
RMS
allows undersampling
of high input frequencies while maintaining excellent noise
performance. Maximum DC specifications include ±3.5LSB
INL, ±1LSB DNL (no missing codes).
The digital output can be either differential LVDS or
single-ended CMOS. There are two format options for the
CMOS outputs: a single bus running at the full data rate or
demultiplexed buses running at half data rate. A separate
output power supply allows the CMOS output swing to
range from 0.5V to 3.6V.
The ENC
+
and ENC
inputs may be driven differentially
or single-ended with a sine wave, PECL, LVDS, TTL or
CMOS inputs. An optional clock duty cycle stabilizer al-
lows high performance at full speed with a wide range of
clock duty cycles.
Sample Rate: 105Msps
81.3dBFS Noise Floor
100dB SFDR
SFDR >90dB at 70MHz
85fs
RMS
Jitter
2.75V
P-P
Input Range
400MHz Full Power Bandwidth S/H
Optional Internal Dither
Optional Data Output Randomizer
LVDS or CMOS Outputs
Single 3.3V Supply
Power Dissipation: 1.19W
Clock Duty Cycle Stabilizer
Pin Compatible with LTC2208
64-Pin (9mm
×
9mm) QFN Package
APPLICATIONS
Telecommunications
Receivers
Cellular Base Stations
Spectrum Analysis
Imaging Systems
ATE
, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners. Patents Pending.
TYPICAL APPLICATION
3.3V
SENSE
V
CM
2.2μF
1.575V
COMMON MODE
BIAS VOLTAGE
INTERNAL ADC
REFERENCE
GENERATOR
OV
DD
0.5V TO 3.6V
1μF
OF
CLKOUT
D15
D0
OGND
CLOCK/DUTY
CYCLE
CONTROL
V
DD
GND
ENC
+
ENC
SHDN
DITH
MODE
LVDS
RAND
1μF
1μF
3.3V
1μF
2217 TA01
64k Point FFT,
F
IN
= 4.9MHz, –1dBFS
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
–110
–120
–130
0
10
20
40
30
FREQUENCY (MHz)
50
2217 TA01b
ANALOG
INPUT
AIN
S/H
AMP
16-BIT
PIPELINED
ADC CORE
CORRECTION
LOGIC AND
SHIFT REGISTER
OUTPUT
DRIVERS
CMOS
OR
LVDS
ADC CONTROL INPUTS
AMPLITUDE (dBFS)
AIN
+
+
2217f
1

LTC2217IUP-PBF Related Products

LTC2217IUP-PBF LTC2217CUP LTC2217CUP-PBF LTC2217CUP-TR LTC2217CUP-TRPBF LTC2217IUP LTC2217IUP-TR LTC2217IUP-TRPBF LTC2217UP
Description 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64
Number of functions 1 1 1 1 1 1 1 1 1
Number of terminals 64 64 64 64 64 64 64 64 64
Maximum operating temperature 85 Cel 70 °C 85 Cel 85 Cel 85 Cel 85 °C 85 Cel 85 Cel 85 Cel
Minimum operating temperature -40 Cel - -40 Cel -40 Cel -40 Cel -40 °C -40 Cel -40 Cel -40 Cel
surface mount Yes YES Yes Yes Yes YES Yes Yes Yes
Terminal form NO NO LEAD NO NO NO NO LEAD NO NO NO
Terminal location Four QUAD Four Four Four QUAD Four Four Four
Temperature level INDUSTRIAL COMMERCIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Output format Parallel, WORD PARALLEL, WORD Parallel, WORD Parallel, WORD Parallel, WORD PARALLEL, WORD Parallel, WORD Parallel, WORD Parallel, WORD
Number of digits 16 16 16 16 16 16 16 16 16
Rated supply voltage 3.3 V - 3.3 V 3.3 V 3.3 V - 3.3 V 3.3 V 3.3 V
Maximum linear error 0.0053 % - 0.0053 % 0.0053 % 0.0053 % - 0.0053 % 0.0053 % 0.0053 %
Maximum limit analog input voltage 2.75 V - 2.75 V 2.75 V 2.75 V - 2.75 V 2.75 V 2.75 V
Minimum limit analog input voltage 0.0 V - 0.0 V 0.0 V 0.0 V - 0.0 V 0.0 V 0.0 V
Processing package description 9 × 9 MM, plastic, MO-220WNJR, QFN-64 - 9 × 9 MM, plastic, MO-220WNJR, QFN-64 9 × 9 MM, plastic, MO-220WNJR, QFN-64 9 × 9 MM, plastic, MO-220WNJR, QFN-64 - 9 × 9 MM, plastic, MO-220WNJR, QFN-64 9 × 9 MM, plastic, MO-220WNJR, QFN-64 9 × 9 MM, plastic, MO-220WNJR, QFN-64
state ACTIVE - ACTIVE ACTIVE ACTIVE - ACTIVE ACTIVE ACTIVE
packaging shape SQUARE - SQUARE SQUARE SQUARE - SQUARE SQUARE SQUARE
Package Size Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE - Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE - Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Terminal spacing 0.5000 mm - 0.5000 mm 0.5000 mm 0.5000 mm - 0.5000 mm 0.5000 mm 0.5000 mm
terminal coating tin lead - tin lead tin lead tin lead - tin lead tin lead tin lead
Packaging Materials Plastic/Epoxy - Plastic/Epoxy Plastic/Epoxy Plastic/Epoxy - Plastic/Epoxy Plastic/Epoxy Plastic/Epoxy
Sampling Rate 105 MHz - 105 MHz 105 MHz 105 MHz - 105 MHz 105 MHz 105 MHz
Type of converter proprietary method - proprietary method proprietary method proprietary method - proprietary method proprietary method proprietary method
Output bit encoding OFFSET binary, 2S supplementary binary - OFFSET binary, 2S supplementary binary OFFSET binary, 2S supplementary binary OFFSET binary, 2S supplementary binary - OFFSET binary, 2S supplementary binary OFFSET binary, 2S supplementary binary OFFSET binary, 2S supplementary binary
Number of analog channels 1 - 1 1 1 - 1 1 1
Sample and hold and track and hold SAMPLE - SAMPLE SAMPLE SAMPLE - SAMPLE SAMPLE SAMPLE
Newbie Question
I'm new to Linux drivers. What does ssize_t retval=-ENOMEM mean? Why do we need to do this?...
xiongyi6 Embedded System
Chat wince, share the points!
~~~~~~~~~~~~~~~~~~~~In two days, it will be exactly nine months since I started using WinCE~~~~~~~~~~~~~~~I feel dizzy. Now I have a few questions, and everyone is welcome to discuss. 1. What city is ...
stone8304 Embedded System
[Help] How to debug a program in falsh (ccs3.3)?
I am a novice, the program is burned in, and it runs normally when the emulator is unplugged.I want to know how to debug the program in Flash (such as setting breakpoints, single-stepping, and other f...
franklin Microcontroller MCU
WinCE5.0 device, with the hardware sound card model changed, *.reg "I2SCodec" from 4228 to 4271, then build and sysgen, the result: the touch screen does not
The original Wince5.0 device was hardware sound card 4228, but later changed to 4271, and the system volume adjustment failed. So I changed all the places involving 4228 in *.reg to 4271, as follows: ...
Nicjwwhg Embedded System
Show the process of WEBENCH design + boost power supply
1. Open WEBENCH2 Select power supply, output conditions3 Select PART4. Select the solution from the LIST below5. Design completed, output various files...
samhuang8204 Analogue and Mixed Signal
Qinheng RISC-V MCU Application Development Tutorial CH32V103
Qinheng 32-bit general-purpose enhanced RISC-V architecture MCU CH32V103, strives to comprehensively analyze each peripheral function and usage of CH32V103, and teach everyone how to play RISC-V MCU a...
火辣西米秀 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 393  1123  1700  1457  1808  8  23  35  30  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号