LTC2217IUP-TRPBF datasheet, PDF

Datasheet> All Categories > semiconductor> logic> LTC2217IUP-TRPBF

LTC2217IUP-TRPBF: Description1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64; Categorysemiconductor logic; File Size1MB，32 Pages; ManufacturerLinear ( ADI ); Websitehttp://www.analog.com/cn/index.html

Download Datasheet Parametric Compare View All

LTC2217IUP-TRPBF Overview

1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64

LTC2217IUP-TRPBF Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	64
Maximum operating temperature	85 Cel
Minimum operating temperature	-40 Cel
Rated supply voltage	3.3 V
Maximum linear error	0.0053 %
Maximum limit analog input voltage	2.75 V
Minimum limit analog input voltage	0.0 V
Processing package description	9 × 9 MM, plastic, MO-220WNJR, QFN-64
state	ACTIVE
packaging shape	SQUARE
Package Size	Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
surface mount	Yes
Terminal form	NO
Terminal spacing	0.5000 mm
terminal coating	tin lead
Terminal location	Four
Packaging Materials	Plastic/Epoxy
Temperature level	INDUSTRIAL
Sampling Rate	105 MHz
Output format	Parallel, WORD
Type of converter	proprietary method
Number of digits	16
Output bit encoding	OFFSET binary, 2S supplementary binary
Number of analog channels	1
Sample and hold and track and hold	SAMPLE

Preview

Download Datasheet

View All

LTC2217

16-Bit, 105Msps

Low Noise ADC

FEATURES

■

DESCRIPTION

The LTC

2217 is a 105Msps sampling 16-bit A/D converter

designed for digitizing high frequency, wide dynamic range

signals with input frequencies up to 400MHz. The input

range of the ADC is ﬁxed at 2.75V

P-P

The LTC2217 is perfect for demanding communications

applications, with AC performance that includes 81.3dBFS

Noise Floor and 100dB spurious free dynamic range

(SFDR). Ultra low jitter of 85fs

RMS

allows undersampling

of high input frequencies while maintaining excellent noise

performance. Maximum DC speciﬁcations include ±3.5LSB

INL, ±1LSB DNL (no missing codes).

The digital output can be either differential LVDS or

single-ended CMOS. There are two format options for the

CMOS outputs: a single bus running at the full data rate or

demultiplexed buses running at half data rate. A separate

output power supply allows the CMOS output swing to

range from 0.5V to 3.6V.

The ENC

and ENC

–

inputs may be driven differentially

or single-ended with a sine wave, PECL, LVDS, TTL or

CMOS inputs. An optional clock duty cycle stabilizer al-

lows high performance at full speed with a wide range of

clock duty cycles.

Sample Rate: 105Msps

81.3dBFS Noise Floor

100dB SFDR

SFDR >90dB at 70MHz

85fs

RMS

Jitter

2.75V

P-P

Input Range

400MHz Full Power Bandwidth S/H

Optional Internal Dither

Optional Data Output Randomizer

LVDS or CMOS Outputs

Single 3.3V Supply

Power Dissipation: 1.19W

Clock Duty Cycle Stabilizer

Pin Compatible with LTC2208

64-Pin (9mm

9mm) QFN Package

APPLICATIONS

■

Telecommunications

Receivers

Cellular Base Stations

Spectrum Analysis

Imaging Systems

ATE

, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.

All other trademarks are the property of their respective owners. Patents Pending.

TYPICAL APPLICATION

3.3V

SENSE

2.2μF

1.575V

COMMON MODE

BIAS VOLTAGE

INTERNAL ADC

REFERENCE

GENERATOR

0.5V TO 3.6V

1μF

CLKOUT

D15

•

OGND

CLOCK/DUTY

CYCLE

CONTROL

GND

ENC

–

SHDN

DITH

MODE

LVDS

RAND

1μF

3.3V

1μF

2217 TA01

64k Point FFT,

= 4.9MHz, –1dBFS

–10

–20

–30

–40

–50

–60

–70

–80

–90

–100

–110

–120

–130

FREQUENCY (MHz)

2217 TA01b

ANALOG

INPUT

AIN

–

S/H

AMP

–

16-BIT

PIPELINED

ADC CORE

CORRECTION

LOGIC AND

SHIFT REGISTER

OUTPUT

DRIVERS

CMOS

LVDS

ADC CONTROL INPUTS

AMPLITUDE (dBFS)

AIN

2217f

LTC2217IUP-TRPBF Related Products

	LTC2217IUP-TRPBF	LTC2217CUP	LTC2217CUP-PBF	LTC2217CUP-TR	LTC2217CUP-TRPBF	LTC2217IUP	LTC2217IUP-PBF	LTC2217IUP-TR	LTC2217UP
Description	1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64	1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64	1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64	1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64	1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64	1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64	1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64	1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64	1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64
Number of functions	1	1	1	1	1	1	1	1	1
Number of terminals	64	64	64	64	64	64	64	64	64
Maximum operating temperature	85 Cel	70 °C	85 Cel	85 Cel	85 Cel	85 °C	85 Cel	85 Cel	85 Cel
Minimum operating temperature	-40 Cel	-	-40 Cel	-40 Cel	-40 Cel	-40 °C	-40 Cel	-40 Cel	-40 Cel
surface mount	Yes	YES	Yes	Yes	Yes	YES	Yes	Yes	Yes
Terminal form	NO	NO LEAD	NO	NO	NO	NO LEAD	NO	NO	NO
Terminal location	Four	QUAD	Four	Four	Four	QUAD	Four	Four	Four
Temperature level	INDUSTRIAL	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Output format	Parallel, WORD	PARALLEL, WORD	Parallel, WORD	Parallel, WORD	Parallel, WORD	PARALLEL, WORD	Parallel, WORD	Parallel, WORD	Parallel, WORD
Number of digits	16	16	16	16	16	16	16	16	16
Rated supply voltage	3.3 V	-	3.3 V	3.3 V	3.3 V	-	3.3 V	3.3 V	3.3 V
Maximum linear error	0.0053 %	-	0.0053 %	0.0053 %	0.0053 %	-	0.0053 %	0.0053 %	0.0053 %
Maximum limit analog input voltage	2.75 V	-	2.75 V	2.75 V	2.75 V	-	2.75 V	2.75 V	2.75 V
Minimum limit analog input voltage	0.0 V	-	0.0 V	0.0 V	0.0 V	-	0.0 V	0.0 V	0.0 V
Processing package description	9 × 9 MM, plastic, MO-220WNJR, QFN-64	-	9 × 9 MM, plastic, MO-220WNJR, QFN-64	9 × 9 MM, plastic, MO-220WNJR, QFN-64	9 × 9 MM, plastic, MO-220WNJR, QFN-64	-	9 × 9 MM, plastic, MO-220WNJR, QFN-64	9 × 9 MM, plastic, MO-220WNJR, QFN-64	9 × 9 MM, plastic, MO-220WNJR, QFN-64
state	ACTIVE	-	ACTIVE	ACTIVE	ACTIVE	-	ACTIVE	ACTIVE	ACTIVE
packaging shape	SQUARE	-	SQUARE	SQUARE	SQUARE	-	SQUARE	SQUARE	SQUARE
Package Size	Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	-	Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	-	Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	Chip CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Terminal spacing	0.5000 mm	-	0.5000 mm	0.5000 mm	0.5000 mm	-	0.5000 mm	0.5000 mm	0.5000 mm
terminal coating	tin lead	-	tin lead	tin lead	tin lead	-	tin lead	tin lead	tin lead
Packaging Materials	Plastic/Epoxy	-	Plastic/Epoxy	Plastic/Epoxy	Plastic/Epoxy	-	Plastic/Epoxy	Plastic/Epoxy	Plastic/Epoxy
Sampling Rate	105 MHz	-	105 MHz	105 MHz	105 MHz	-	105 MHz	105 MHz	105 MHz
Type of converter	proprietary method	-	proprietary method	proprietary method	proprietary method	-	proprietary method	proprietary method	proprietary method
Output bit encoding	OFFSET binary, 2S supplementary binary	-	OFFSET binary, 2S supplementary binary	OFFSET binary, 2S supplementary binary	OFFSET binary, 2S supplementary binary	-	OFFSET binary, 2S supplementary binary	OFFSET binary, 2S supplementary binary	OFFSET binary, 2S supplementary binary
Number of analog channels	1	-	1	1	1	-	1	1	1
Sample and hold and track and hold	SAMPLE	-	SAMPLE	SAMPLE	SAMPLE	-	SAMPLE	SAMPLE	SAMPLE

Recommended Resources

Small (2~3 meters) neon light electronic transformer circuit diagram

Fading on and off lighting control circuit

high frequency signal generator

Low light alarm circuit

multi-tone alarm

810E computer motherboard circuit diagram_07

[Atmel SAM R21 Creative Competition Weekly Plan] 04 lwmesh trial: [size=4] [/size] [size=4]After testing the local modules, let's move on to the wireless part. First, we have the lwmesh peer2peer that everyone has been using, because it does not require networking, ...; johnrey MCU

MSP430 clock system question: I am a beginner. I have studied the clock system of MSP430 and found it very complicated. I have many questions: 1. Are the three clocks ACLK, SMCLK and MCLK respectively supplied to analog peripheral...; I_am_ok42 Microcontroller MCU

In a single-chip computer, writing 1 clears it to 0, and writing 0 clears it to 0. What is the difference?: In the microcontroller documentation, the registers are generally of type rw, and some are r or w. For some special registers, the setting of 1 is automatically implemented by hardware, such as the fl...; 灞波儿奔 Microcontroller MCU

Is it better to install FPGA software in a virtual machine or directly on the local machine?: Is it better to install FPGA software in a virtual machine or directly on the local machine?...; gxliu08 FPGA/CPLD

Inductors in RF Circuits: This paper introduces several common inductor forms in radio frequency circuits, gives the calculation formulas for their inductance and Q value, which can be used to design and analyze inductors in e...; ZYXWVU RF/Wirelessly

GPRSCDMA series application 1: National Telecom DNS addresses to be used for GPRS/CDMA dynamic domain name resolution Hong Kong ns1.netvigator.com 205.252.144.228 　　Macau vassun2.macau.ctm.net 202.175.3.8 　　Shenzhen ns.shenzhen.gd....; hscims Industrial Control Electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components