EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC2223UK

Description
12-Bit,105Msps/80Msps ADCs
File Size802KB,28 Pages
ManufacturerLinear ( ADI )
Websitehttp://www.analog.com/cn/index.html
Download Datasheet Compare View All

LTC2223UK Overview

12-Bit,105Msps/80Msps ADCs

LTC2222/LTC2223
12-Bit,105Msps/
80Msps ADCs
FEATURES
DESCRIPTIO
Sample Rate: 105Msps/80Msps
68dB SNR up to 140MHz Input
80dB SFDR up to 170MHz Input
775MHz Full Power Bandwidth S/H
Single 3.3V Supply
Low Power Dissipation: 475mW/366mW
Selectable Input Ranges:
±0.5V
or
±1V
No Missing Codes
Optional Clock Duty Cycle Stabilizer
Shutdown and Nap Modes
Data Ready Output Clock
Pin Compatible Family
135Msps: LTC2224 (12-Bit), LTC2234 (10-Bit)
105Msps: LTC2222 (12-Bit), LTC2232 (10-Bit)
80Msps: LTC2223 (12-Bit), LTC2233 (10-Bit)
48-Pin QFN Package
The LTC
®
2222 and LTC2223 are 105Msps/80Msps, sam-
pling 12-bit A/D converters designed for digitizing high
frequency, wide dynamic range signals. The LTC2222/
LTC2223 are perfect for demanding communications
applications with AC performance that includes 68dB SNR
and 80dB spurious free dynamic range for signals
up to 170MHz. Ultralow jitter of 0.15ps
RMS
allows
undersampling of IF frequencies with excellent noise
performance.
DC specs include
±0.3LSB
INL (typ),
±0.2LSB
DNL (typ)
and no missing codes over temperature. The transition
noise is a low 0.5LSB
RMS
.
A separate output power supply allows the outputs to drive
0.5V to 3.6V logic.
The ENC
+
and ENC
inputs may be driven differentially or
single ended with a sine wave, PECL, LVDS, TTL, or CMOS
inputs. An optional clock duty cycle stabilizer allows high
performance at full speed for a wide range of clock duty
cycles.
, LTC and LT are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
APPLICATIO S
Wireless and Wired Broadband Communication
Cable Head-End Systems
Power Amplifier Linearization
Communications Test Equipment
TYPICAL APPLICATIO
REFH
REFL
V
DD
3.3V
100
FLEXIBLE
REFERENCE
0V
DD
0.5V TO 3.6V
+
ANALOG
INPUT
INPUT
S/H
12-BIT
PIPELINED
ADC CORE
CORRECTION
LOGIC
OUTPUT
DRIVERS
D11
D0
0GND
SFDR (dBFS)
CLOCK/DUTY
CYCLE
CONTROL
22201 TA01
ENCODE
INPUT
22223fa
U
SFDR vs Input Frequency
95
90
85
80
2nd or 3rd
75
70
65
60
0
100
200
300
400
500
600
INPUT FREQUENCY (MHz)
22223 TA01b
4th OR HIGHER
U
U
1

LTC2223UK Related Products

LTC2223UK LTC2222CUK LTC2222IUK LTC2222UK LTC2223CUK LTC2223IUK
Description 12-Bit,105Msps/80Msps ADCs 12-Bit,105Msps/80Msps ADCs 12-Bit,105Msps/80Msps ADCs 12-Bit,105Msps/80Msps ADCs 12-Bit,105Msps/80Msps ADCs 12-Bit,105Msps/80Msps ADCs
Brand Name - Linear Technology Linear Technology - Linear Technology Linear Technology
Is it Rohs certified? - incompatible incompatible - incompatible incompatible
Maker - Linear ( ADI ) Linear ( ADI ) - Linear ( ADI ) Linear ( ADI )
Parts packaging code - QFN QFN - QFN QFN
package instruction - HVQCCN, LCC48,.27SQ,20 HVQCCN, LCC48,.27SQ,20 - HVQCCN, LCC48,.27SQ,20 HVQCCN, LCC48,.27SQ,20
Contacts - 48 48 - 48 48
Manufacturer packaging code - UK UK - UK UK
Reach Compliance Code - _compli _compli - _compli _compli
ECCN code - 3A991.C.2 3A991.C.2 - 3A991.C.2 3A991.C.2
Is Samacsys - N N - N N
Maximum analog input voltage - 1 V 1 V - 1 V 1 V
Minimum analog input voltage - -1 V -1 V - -1 V -1 V
Converter type - ADC, PROPRIETARY METHOD ADC, PROPRIETARY METHOD - ADC, PROPRIETARY METHOD ADC, PROPRIETARY METHOD
JESD-30 code - S-PQCC-N48 S-PQCC-N48 - S-PQCC-N48 S-PQCC-N48
JESD-609 code - e0 e0 - e0 e0
length - 7 mm 7 mm - 7 mm 7 mm
Maximum linear error (EL) - 0.0317% 0.0317% - 0.0269% 0.0269%
Humidity sensitivity level - 1 1 - 1 1
Number of analog input channels - 1 1 - 1 1
Number of digits - 12 12 - 12 12
Number of functions - 1 1 - 1 1
Number of terminals - 48 48 - 48 48
Maximum operating temperature - 70 °C 85 °C - 70 °C 85 °C
Output bit code - OFFSET BINARY, 2'S COMPLEMENT BINARY OFFSET BINARY, 2'S COMPLEMENT BINARY - OFFSET BINARY, 2'S COMPLEMENT BINARY OFFSET BINARY, 2'S COMPLEMENT BINARY
Output format - PARALLEL, WORD PARALLEL, WORD - PARALLEL, WORD PARALLEL, WORD
Package body material - PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code - HVQCCN HVQCCN - HVQCCN HVQCCN
Encapsulate equivalent code - LCC48,.27SQ,20 LCC48,.27SQ,20 - LCC48,.27SQ,20 LCC48,.27SQ,20
Package shape - SQUARE SQUARE - SQUARE SQUARE
Package form - CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE - CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius) - 235 235 - 235 235
power supply - 3.3 V 3.3 V - 3.3 V 3.3 V
Certification status - Not Qualified Not Qualified - Not Qualified Not Qualified
Sampling rate - 105 MHz 105 MHz - 80 MHz 80 MHz
Sample and hold/Track and hold - SAMPLE SAMPLE - SAMPLE SAMPLE
Maximum seat height - 0.8 mm 0.8 mm - 0.8 mm 0.8 mm
Nominal supply voltage - 3.3 V 3.3 V - 3.3 V 3.3 V
surface mount - YES YES - YES YES
technology - CMOS CMOS - CMOS CMOS
Temperature level - COMMERCIAL INDUSTRIAL - COMMERCIAL INDUSTRIAL
Terminal surface - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form - NO LEAD NO LEAD - NO LEAD NO LEAD
Terminal pitch - 0.5 mm 0.5 mm - 0.5 mm 0.5 mm
Terminal location - QUAD QUAD - QUAD QUAD
Maximum time at peak reflow temperature - 20 20 - 20 20
width - 7 mm 7 mm - 7 mm 7 mm
Base Number Matches - 1 1 - 1 1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2149  606  1233  2783  384  44  13  25  57  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号