EEWORLDEEWORLDEEWORLD

Part Number

Search

3186GN103M400BPA1

Description
Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 400V, 20% +Tol, 20% -Tol, 10000uF, Chassis Mount, RADIAL LEADED, CAN
CategoryPassive components    capacitor   
File Size1MB,18 Pages
ManufacturerCDE [ CORNELL DUBILIER ELECTRONICS ]
Environmental Compliance  
Download Datasheet Parametric View All

3186GN103M400BPA1 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 400V, 20% +Tol, 20% -Tol, 10000uF, Chassis Mount, RADIAL LEADED, CAN

3186GN103M400BPA1 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerCDE [ CORNELL DUBILIER ELECTRONICS ]
package instruction,
Reach Compliance Codecompli
ECCN codeEAR99
capacitance10000 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
diameter76.71 mm
dielectric materialsALUMINUM (WET)
ESR18 mΩ
leakage current6 mA
length219.91 mm
Manufacturer's serial number3186
Installation featuresCHASSIS MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package shapeCYLINDRICAL PACKAGE
Package formScrew Ends
method of packingBULK
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)400 V
ripple current18000 mA
series3186
surface mountNO
Delta tangent0.15
Terminal pitch31.8 mm
Terminal shapeBINDING POST
BCcomponents
DATA SHEET
NAFTA 3186,
086/087 PS-ST
Aluminum electrolytic capacitors
Power Standard, Screw Terminals
Product specification
Supersedes data of 18th August 2000
File under BCcomponents, BC01
2001 Nov 27
Please advise on reading and writing USB host computer
I have a USB device, but I don't know the port. How can I read and write data? I use createfile, writefile, and readfile to open the USB device. There is no port in the USB path. The handle is opened ...
672192076 Embedded System
[FPGA (cyclone4) second issue] Timing and simulation learning - pipeline LUT multiplier
[color=#000][font=Tahoma][size=3]Pipeline operation can be said to be the privilege of Verilog HDL language. It is difficult to implement pipeline operation in sequential operation such as C language....
wsdymg FPGA/CPLD
The galaxy pad is disassembled and disassembled [many pictures kill cats]
[i=s]This post was last edited by ljj3166 on 2015-1-7 22:17[/i] [b][size=4]There don't seem to be many posts about disassembly in the forum. I'm going to post one today. Actually, I've been a wrecker ...
ljj3166 Mobile and portable
CC1101 315M short communication distance
hi:I drew a 315M module by myself based on TI's CC1101 demo board. The inductor and capacitor are both 0402, and the inductor is Murata's winding inductor. Now I tested the communication distance and ...
wuwai Wireless Connectivity
【Book Collection】Advanced Design of Altera FPGA/CPLD
[b]Table of Contents[/b] Chapter 1 Programmable Logic Design Guidelines 1 1.1 Basic Programmable Logic Design Principles 1 1.1.1 The principle of balancing and interchanging area and speed 1 1.1.2 Har...
wzt FPGA/CPLD
the device in limp mode,operation falure
I'm really depressed. I've made a few boards recently. I encountered this problem. I used F28015, and I didn't have this problem in previous product designs.Now I've made a few new boards, but I have ...
sxxajian Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 105  1342  2490  815  136  3  28  51  17  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号