EEWORLDEEWORLDEEWORLD

Part Number

Search

FRN0W4G0242TA8

Description
Fixed Resistor - Fusible, 0.25W, 2400ohm, 2% +/-Tol, 350ppm/Cel, Through Hole Mount, AXIAL LEADED, ROHS COMPLIANT
CategoryPassive components    The resistor   
File Size657KB,2 Pages
ManufacturerRoyal Electronic Factory (Thailand) Co., Ltd.
Environmental Compliance  
Download Datasheet Parametric View All

FRN0W4G0242TA8 Overview

Fixed Resistor - Fusible, 0.25W, 2400ohm, 2% +/-Tol, 350ppm/Cel, Through Hole Mount, AXIAL LEADED, ROHS COMPLIANT

FRN0W4G0242TA8 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerRoyal Electronic Factory (Thailand) Co., Ltd.
package instructionAXIAL LEADED, ROHS COMPLIANT
Reach Compliance Codecompli
ECCN codeEAR99
fuse time60 s
JESD-609 codee3
Manufacturer's serial numberFRN
Installation featuresTHROUGH HOLE MOUNT
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package shapeTUBULAR PACKAGE
method of packingTR
Rated power dissipation(P)0.25 W
Rated temperature70 °C
resistance2400 Ω
Resistor typeFIXED RESISTOR - FUSIBLE
surface mountNO
technologyMETAL FILM
Temperature Coefficient350 ppm/°C
Terminal surfaceTin (Sn) - with Nickel (Ni) barrie
Terminal shapeWIRE
Tolerance2%
CCD Project
There is a CCD driven project. If you are interested, please contact qq303109521...
pilgrimsoul FPGA/CPLD
New DDS+PLL Clock Generator Based on FPGA
Document description: Based on the characteristics of direct digital frequency synthesis (DDS) and integrated phase-locked loop (PLL) technology, a new DDS-excited PLL system frequency synthesis clock...
五月一 FPGA/CPLD
Looking for the delay program in open at.
I want the delay program in open at. And how is it implemented......
68872401 Embedded System
Can supercapacitors accelerate cars?
The advent of supercapacitors has made people curious about its "super" features, what exactly makes it super, and in what fields can its "super" be demonstrated. Supercapacitors play a significant ro...
BIGCAP Energy Infrastructure?
There are two questions about the frequency division circuit, as shown in the figure
There are two questions about the frequency division circuit, as shown in the figure...
QWE4562009 Analog electronics
【Altera SoC Experience Tour】+ Running a complete convolutional neural network on DE1
[i=s]This post was last edited by zhaoyongke on 2015-5-30 17:53[/i] It's been a while since I last posted. I've been debugging another Stratix V board. Enough of small talk, here's the latest progress...
zhaoyongke FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1461  707  1377  2925  683  30  15  28  59  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号