EEWORLDEEWORLDEEWORLD

Part Number

Search

V58C2512164SBLJ5

Description
DDR DRAM, 32MX16, 0.7ns, CMOS, PBGA60, GREEN, MO-207, FBGA-60
Categorystorage    storage   
File Size926KB,61 Pages
ManufacturerProMOS Technologies Inc
Environmental Compliance
Download Datasheet Parametric View All

V58C2512164SBLJ5 Overview

DDR DRAM, 32MX16, 0.7ns, CMOS, PBGA60, GREEN, MO-207, FBGA-60

V58C2512164SBLJ5 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerProMOS Technologies Inc
Parts packaging codeDSBGA
package instructionTBGA, BGA60,9X12,40/32
Contacts60
Reach Compliance Codecompli
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time0.7 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)200 MHz
I/O typeCOMMON
interleaved burst length2,4,8
JESD-30 codeR-PBGA-B60
length12 mm
memory density536870912 bi
Memory IC TypeDDR DRAM
memory width16
Number of functions1
Number of ports1
Number of terminals60
word count33554432 words
character code32000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize32MX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTBGA
Encapsulate equivalent codeBGA60,9X12,40/32
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply2.6 V
Certification statusNot Qualified
refresh cycle8192
Maximum seat height1.2 mm
self refreshYES
Continuous burst length2,4,8
Maximum standby current0.01 A
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.5 V
Nominal supply voltage (Vsup)2.6 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width10 mm
V58C2512(804/404/164)SB
HIGH PERFORMANCE 512 Mbit DDR SDRAM
4 BANKS X 16Mbit X 8 (804)
4 BANKS X 32Mbit X 4 (404)
4 BANKS X 8Mbit X 16 (164)
5
DDR400
Clock Cycle Time (t
CK2.5
)
Clock Cycle Time (t
CK3
)
System Frequency (f
CK max
)
6ns
5ns
200 MHz
6
DDR333
6ns
-
166 MHz
75
DDR266
7.5ns
-
133 MHz
Features
High speed data transfer rates with system frequency
up to 200MHz
Data Mask for Write Control
Four Banks controlled by BA0 & BA1
Programmable CAS Latency: 2.5, 3
Programmable Wrap Sequence: Sequential
or Interleave
Programmable Burst Length:
2, 4, 8 for Sequential Type
2, 4, 8 for Interleave Type
Automatic and Controlled Precharge Command
Power Down Mode
Auto Refresh and Self Refresh
Refresh Interval: 8192 cycles/64 ms
Available in 60 Ball FBGA AND 66 Pin TSOP II
SSTL-2 Compatible I/Os
Double Data Rate (DDR)
Bidirectional Data Strobe (DQS) for input and output
data, active on both edges
On-Chip DLL aligns DQ and DQs transitions with CK
transitions
Differential clock inputs CK and CK
Power Supply 2.5V ± 0.2V
Power Supply 2.6V ± 0.1V for DDR400
tRAS lockout supported
Concurrent auto precharge option is supported
*Note:
(-5) Supports PC3200 module with 3-3-3 timing
(-6) Supports PC2700 module with 2.5-3-3 timing
(-75) Supports PC2100 module with 2.5-3-3 timing
Description
The V58C2512(804/404/164)SB is a four bank DDR
DRAM organized as 4 banks x 16Mbit x 8 (804), 4 banks x
32Mbit x 4 (404), 4 banks x 8Mbit x 16 (164). The
V58C2512(804/404/164)SB achieves high speed data
transfer rates by employing a chip architecture that
prefetches multiple bits and then synchronizes the output
data to a system clock.
All of the control, address, circuits are synchronized
with the positive edge of an externally supplied clock. I/O
transactions are occurring on both edges of DQS.
Operating the four memory banks in an interleaved
fashion allows random access operation to occur at a
higher rate than is possible with standard DRAMs. A se-
quential and gapless data rate is possible depending on
burst length, CAS latency and speed grade of the device.
Device Usage Chart
Operating
Temperature
Range
0°C to 70°C
V58C2512(804/404/164)SB Rev.1.4 March 2007
Package Outline
JEDEC 66 TSOP II
60 FBGA
CK Cycle Time (ns)
-5
Power
Std.
-6
-75
L
Temperature
Mark
Blank
1
DE1-SOC development board usage learning
1. What is the Yocto build utility? What is the Linux Console with framebuffer? 2. There are several Linux distributions in the document, namely Ubuntu and LXDE versions.LXDE is a streamlined, lightwe...
Jacktang FPGA/CPLD
The use of stack in DSP
[backcolor=white][size=4][color=#000000]I am a DSP newbie. I only know that the stack is used to protect the scene when interrupting or calling a subroutine. But what is the purpose of this program se...
灞波儿奔 Microcontroller MCU
What is the special function of the import keyword under tornado?
When compiling a source file under Tornado, I found the following statement: IMPORT int Socket; IMPORT STATS_T stats; IMPORT char sysBootHost []; It can be compiled, but stats has been declared in my ...
keane Embedded System
TI-led driver design
eeworldpostqq...
blink Analogue and Mixed Signal
3D printed python pen holder
https://cults3d.com/en/3d-model/home/snake-storage-supplies-replacement-eyes...
dcexpert MicroPython Open Source section
TI Smart POS System Block Diagram Analysis and Its Seven Key Functional Module Solutions
POS (Point of Sale) is an electronic device that can realize non-cash consumption, pre-authorization, balance inquiry, transfer and other functions by connecting to financial institutions. It is usual...
qwqwqw2088 Analogue and Mixed Signal

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1123  1392  2721  239  1936  23  29  55  5  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号