EDB8132B3MC-1D-F datasheet, PDF

Datasheet> All Categories > storage> storage> EDB8132B3MC-1D-F

EDB8132B3MC-1D-F: DescriptionDDR DRAM, 256MX32, CMOS, PBGA134, 11.50 X 11.50 MM, 0.65 MM PITCH, HALOGEN FREE AND ROHS COMPLIANT, FBGA-134; Categorystorage storage; File Size213KB，20 Pages; ManufacturerMicron Technology; Websitehttp://www.mdtic.com.tw/; Environmental Compliance

Download Datasheet Parametric Compare View All

EDB8132B3MC-1D-F Overview

DDR DRAM, 256MX32, CMOS, PBGA134, 11.50 X 11.50 MM, 0.65 MM PITCH, HALOGEN FREE AND ROHS COMPLIANT, FBGA-134

EDB8132B3MC-1D-F Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Micron Technology
package instruction	VFBGA,
Reach Compliance Code	compli
access mode	DUAL BANK PAGE BURST
Other features	AUTO/SELF REFRESH; IT ALSO REQUIRES 1.8V NOM
JESD-30 code	S-PBGA-B134
length	11.5 mm
memory density	8589934592 bi
Memory IC Type	DDR DRAM
memory width	32
Number of functions	1
Number of ports	1
Number of terminals	134
word count	268435456 words
character code	256000000
Operating mode	SYNCHRONOUS
organize	256MX32
Package body material	PLASTIC/EPOXY
encapsulated code	VFBGA
Package shape	SQUARE
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Maximum seat height	0.9 mm
self refresh	YES
Maximum supply voltage (Vsup)	1.3 V
Minimum supply voltage (Vsup)	1.14 V
Nominal supply voltage (Vsup)	1.2 V
surface mount	YES
technology	CMOS
Terminal form	BALL
Terminal pitch	0.65 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	11.5 mm

Preview

Download Datasheet

View All

DATA SHEET

8G bits DDR2 Mobile RAM™, DDP

EDB8132B3MC (256M words × 32 bits)

Specifications

• Density: 8G bits

• Organization

— 16M words × 32 bits × 8 banks × 2 ranks

— 2 pieces of 4Gb (×32) in one package

• Data rate: 1066Mbps (max.)

• Package

— 134-ball FBGA, DDP (Dual Die Package)

— Package size: 11.5mm × 11.5mm

— Ball pitch: 0.65mm

— Lead-free (RoHS compliant) and Halogen-free

• Power supply

— VDD1 = 1.70V to 1.95V

— VDD2, VDDQ = 1.14V to 1.30V

• Interface: HSUL_12

• Operating case temperature range

— TC = -30°C to +85°C

Features

• JEDEC LPDDR2-S4B compliance

• DLL is not implemented

• Low power consumption

• Mobile RAM functions

— Partial Array Self-Refresh (PASR)

— Auto Temperature Compensated Self-Refresh

(ATCSR) by built-in temperature sensor

— Deep power-down mode

— Per Bank Refresh

Block Diagram

CKE0 /CS0

VDD1

VDD2

VDDQ

VREFCA

VREFDQ

VSS

CK, /CK

CA0 to CA9

CKE1 /CS1

4G bits

(128M x 32)

4G bits

(128M x 32)

DQS0 to DQS3

/DQS0 to /DQS3

DQ0 to DQ31

DM0 to DM3

Document No. E1852E20 (Ver. 2.0)

Date Published January 2012 (K) Japan

Printed in Japan

URL: http://www.elpida.com



Elpida Memory, Inc. 2011-2012

EDB8132B3MC

CONTENTS

Specifications ........................................................................................................................................ 1

Block Diagram ....................................................................................................................................... 1

Features ................................................................................................................................................ 1

Ordering Information ............................................................................................................................. 2

Part Number .......................................................................................................................................... 2

Pin Configurations ................................................................................................................................. 4

Pin Descriptions .................................................................................................................................... 5

Pin Capacitance .................................................................................................................................... 6

Package Drawing .................................................................................................................................. 7

Mode Register Specification ................................................................................................................. 8

1. Electrical Conditions ...................................................................................................................... 9

1.1 Absolute Maximum Ratings .............................................................................................. 9

1.2 Recommended DC Operating Conditions ........................................................................ 9

2. Electrical Specifications ............................................................................................................... 10

2.1 DC Characteristics 1 ....................................................................................................... 10

2.2 DC Characteristics 2 ....................................................................................................... 12

2.3 AC Characteristics .......................................................................................................... 13

Data Sheet E1852E20 (Ver. 2.0)

EDB8132B3MC-1D-F Related Products

	EDB8132B3MC-1D-F	EDB8132B3MC-8D-F
Description	DDR DRAM, 256MX32, CMOS, PBGA134, 11.50 X 11.50 MM, 0.65 MM PITCH, HALOGEN FREE AND ROHS COMPLIANT, FBGA-134	DDR DRAM, 256MX32, CMOS, PBGA134, 11.50 X 11.50 MM, 0.65 MM PITCH, HALOGEN FREE AND ROHS COMPLIANT, FBGA-134
Is it Rohs certified?	conform to	conform to
Maker	Micron Technology	Micron Technology
package instruction	VFBGA,	VFBGA,
Reach Compliance Code	compli	compli
access mode	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST
Other features	AUTO/SELF REFRESH; IT ALSO REQUIRES 1.8V NOM	AUTO/SELF REFRESH; IT ALSO REQUIRES 1.8V NOM
JESD-30 code	S-PBGA-B134	S-PBGA-B134
length	11.5 mm	11.5 mm
memory density	8589934592 bi	8589934592 bi
Memory IC Type	DDR DRAM	DDR DRAM
memory width	32	32
Number of functions	1	1
Number of ports	1	1
Number of terminals	134	134
word count	268435456 words	268435456 words
character code	256000000	256000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS
organize	256MX32	256MX32
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	VFBGA	VFBGA
Package shape	SQUARE	SQUARE
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED
Maximum seat height	0.9 mm	0.9 mm
self refresh	YES	YES
Maximum supply voltage (Vsup)	1.3 V	1.3 V
Minimum supply voltage (Vsup)	1.14 V	1.14 V
Nominal supply voltage (Vsup)	1.2 V	1.2 V
surface mount	YES	YES
technology	CMOS	CMOS
Terminal form	BALL	BALL
Terminal pitch	0.65 mm	0.65 mm
Terminal location	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED
width	11.5 mm	11.5 mm

Recommended Resources

One of the liquid level automatic control circuits using power switch integrated circuit (fill-in type)

sequential timing circuit

Window detector circuit diagram B

LT1086 application circuit diagram

Full CMOS receiver

555 pyroelectric infrared sensing timing control socket circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components