MDM41000VMC-80 datasheet, PDF - EEWORLD Datasheet

MDM41000VMC-80: DescriptionFast Page DRAM, 1MX4, 80ns, CMOS, CDXA20; Categorystorage storage; File Size522KB，12 Pages; ManufacturerMOSA; Websitehttp://www.mosanalog.com

Download Datasheet Parametric View All

MDM41000VMC-80 Overview

Fast Page DRAM, 1MX4, 80ns, CMOS, CDXA20

Parameter Name	Attribute value
Maker	MOSA
package instruction	,
Reach Compliance Code	unknow
ECCN code	EAR99
access mode	FAST PAGE
Maximum access time	80 ns
Other features	RAS/CBR/HIDDEN REFRESH
JESD-30 code	R-CDXA-T20
memory density	4194304 bi
Memory IC Type	FAST PAGE DRAM
memory width	4
Number of functions	1
Number of ports	1
Number of terminals	20
word count	1048576 words
character code	1000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	1MX4
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	RECTANGULAR
Package form	VERTICAL IN-LINE
Certification status	Not Qualified
refresh cycle	1024
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal location	DUAL

Universal serial port VHDL source program design: Part 1: Serial port receiving program LIBRARY IEEE;USE IEEE.STD_LOGIC_1164.ALL;USE IEEE.STD_LOGIC_ARITH.ALL;USE IEEE.STD_LOGIC_UNSIGNED.ALL; --LIBRARY ALTERA;--USE ALTERA.MAXPLUS2.ALL; LIBRARY LPM;USE...; eeleader FPGA/CPLD

I will be interviewing at Baidu next week. Please give me some advice, education, corrections, help and concern.: [i=s] This post was last edited by astwyg on 2014-5-22 21:29 [/i] I was helping a classmate pass on the news and applied for an internship in Baidu's quality department. Unexpectedly, I received a cal...; astwyg Talking

Help: FPGA and DSP communication problem: FPGA uses DSP's xintf interface to communicate with DSP. I have read a lot of information, but I am still confused. How can I make the timing of FPGA consistent with DSP? I have seen people say that d...; djky183 FPGA/CPLD

Show the WEBENCH design process + low-pass filter design solution: Previously, I knew that WEBENCH design was for power supply design. Now I see that its functions are much more powerful. Now I will use this tool to design a low-pass filter circuit. The circuit diagr...; hanskying666 Analogue and Mixed Signal

Questions about AP1501: When testing, the input voltage of the component is 13.77V, and the output voltage is 4.99V. Then I added a multimeter in front of the component to measure the input current. At this time, the input v...; ena Power technology

Spreadtrum PCB Layout Tutorial: Spreadtrum PCB Layout Tutorial...; simonprince PCB Design

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components