935280616125 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 935280616125

935280616125: DescriptionAUP/ULP/V SERIES, 3-INPUT OR-AND GATE, PDSO6, PLASTIC, SOT-363, SC-88, 6 PIN; Categorylogic logic; File Size125KB，19 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

935280616125 Overview

AUP/ULP/V SERIES, 3-INPUT OR-AND GATE, PDSO6, PLASTIC, SOT-363, SC-88, 6 PIN

935280616125 Parametric

Parameter Name	Attribute value
Maker	NXP
package instruction	TSSOP,
Reach Compliance Code	unknow
series	AUP/ULP/V
JESD-30 code	R-PDSO-G6
JESD-609 code	e3
length	2 mm
Logic integrated circuit type	OR-AND GATE
Number of functions	1
Number of entries	3
Number of terminals	6
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
propagation delay (tpd)	20.1 ns
Maximum seat height	1.1 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	0.8 V
Nominal supply voltage (Vsup)	1.1 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	TIN
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
width	1.25 mm

Preview

Download Datasheet

View All

74AUP1G3208

Low-power 3-input OR-AND gate

Rev. 4 — 23 November 2011

Product data sheet

1. General description

The 74AUP1G3208 provides the Boolean function: Y = (A + B)



C. The user can choose

the logic functions OR, AND and OR-AND. All inputs can be connected to V

or GND.

Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall

times across the entire V

range from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire

range from 0.8 V to 3.6 V.

This device is fully specified for partial power-down applications using I

OFF

The I

OFF

circuitry disables the output, preventing the damaging backflow current through

the device when it is powered down.

2. Features and benefits



Wide supply voltage range from 0.8 V to 3.6 V



High noise immunity



Complies with JEDEC standards:



JESD8-12 (0.8 V to 1.3 V)



JESD8-11 (0.9 V to 1.65 V)



JESD8-7 (1.2 V to 1.95 V)



JESD8-5 (1.8 V to 2.7 V)



JESD8-B (2.7 V to 3.6 V)



ESD protection:



HBM JESD22-A114F Class 3A exceeds 5000 V



MM JESD22-A115-A exceeds 200 V



CDM JESD22-C101E exceeds 1000 V



Low static power consumption; I

= 0.9

A

(maximum)



Latch-up performance exceeds 100 mA per JESD 78 Class II



Inputs accept voltages up to 3.6 V



Low noise overshoot and undershoot < 10 % of V



OFF

circuitry provides partial Power-down mode operation



Multiple package options



Specified from

40 C

to +85

C

and

40 C

to +125

C

935280616125 Related Products

	935280616125	74AUP1G3208GF/S500,132	935280617115	935280617132
Description	AUP/ULP/V SERIES, 3-INPUT OR-AND GATE, PDSO6, PLASTIC, SOT-363, SC-88, 6 PIN	OR-AND Gate, AUP/ULP/V Series, 1-Func, 3-Input, CMOS, PDSO6	AUP/ULP/V SERIES, 3-INPUT OR-AND GATE, PDSO6, 1 X 1.45 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, MO-252, SOT-886, SON-6	AUP/ULP/V SERIES, 3-INPUT OR-AND GATE, PDSO6, 1 X 1.45 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, MO-252, SOT-886, SON-6
Maker	NXP	NXP	NXP	NXP
package instruction	TSSOP,	VSON,	VSON,	VSON,
Reach Compliance Code	unknow	unknown	unknow	unknow
series	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V
JESD-30 code	R-PDSO-G6	S-PDSO-N6	R-PDSO-N6	R-PDSO-N6
length	2 mm	1 mm	1.45 mm	1.45 mm
Logic integrated circuit type	OR-AND GATE	OR-AND GATE	OR-AND GATE	OR-AND GATE
Number of functions	1	1	1	1
Number of entries	3	3	3	3
Number of terminals	6	6	6	6
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	VSON	VSON	VSON
Package shape	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE
propagation delay (tpd)	20.1 ns	20.1 ns	20.1 ns	20.1 ns
Maximum seat height	1.1 mm	0.5 mm	0.5 mm	0.5 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	0.8 V	0.8 V	0.8 V	0.8 V
Nominal supply voltage (Vsup)	1.1 V	1.1 V	1.1 V	1.1 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
Terminal form	GULL WING	NO LEAD	NO LEAD	NO LEAD
Terminal pitch	0.65 mm	0.35 mm	0.5 mm	0.5 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
width	1.25 mm	1 mm	1 mm	1 mm
JESD-609 code	e3	-	e3	e3
Terminal surface	TIN	-	TIN	TIN

Recommended Resources

M125K type cylindrical grinder electrical schematic circuit

Touch alarm circuit

Oscillators used in electronic musical instruments

Superheterodyne receiving module CS906

Clever use of KD-28 to make light-controlled toy cars

[GD32L233C-START Review] ML Component Control: With the serial communication function of the GD32L233C-START development board, not only can the devices and functional modules controlled by serial communication be controlled, but also data can be ...; jinglixixi GD32 MCU

VHDL implements NCO using the lookup table method: Urgent help!...; rainmoon FPGA/CPLD

Has FRAM become mainstream in the field of smart three meters (water, electricity, and gas)?: [align=left]I recently attended the 2014 Smart Three-Meter Seminar, and focused on a very popular memory device - FRAM. The speaker talked about the application advantages of Fujitsu Semiconductor FRA...; 电路艺术 Embedded System

PIC 16f877 10-bit AD conversion problem: It's very strange. The digital linearity I converted is very poor, and there is a trend of rising. I only used AD0, the clock is Fosc/32, and the microcontroller crystal is 4M. Why is the conversion r...; springmorn Microchip MCU

Is this a bug in the forum?: While browsing the forum, I suddenly found something that didn't seem right. As shown in the picture below....; tiankai001 Suggestions & Announcements

Methods to Improve TMS320C5x Software Efficiency: [size=4] TMSS320C5X is an enhanced DSP chip of TMS320C2X. Its enhanced parallel structure makes the speed of TMS320C5X more than twice that of TMS320C25. The assembly language of TMS320C2X is upward c...; Aguilera Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components