EEWORLDEEWORLDEEWORLD

Part Number

Search

D102M20Z5UH6TJ5

Description
CAPACITOR, CERAMIC, 100 V, Z5U, 0.001 uF, THROUGH HOLE MOUNT, RADIAL LEADED
CategoryPassive components    capacitor   
File Size128KB,6 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

D102M20Z5UH6TJ5 Overview

CAPACITOR, CERAMIC, 100 V, Z5U, 0.001 uF, THROUGH HOLE MOUNT, RADIAL LEADED

D102M20Z5UH6TJ5 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerVishay
package instruction,
Reach Compliance Codeunknow
ECCN codeEAR99
capacitance0.001 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
Manufacturer's serial numberLV100V
Installation featuresTHROUGH HOLE MOUNT
multi-layerN
negative tolerance20%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-30 °C
Package shapeDISK PACKAGE
method of packingTR, 14 INCH
positive tolerance20%
Rated (DC) voltage (URdc)100 V
surface mountNO
Temperature characteristic codeZ5U
Temperature Coefficient-56/+22% ppm/°C
Terminal shapeWIRE
LV 100 V
Vishay BCcomponents
Ceramic Disc Capacitors
Class 1 and 2, 100 V (DC) General Purpose
FEATURES
Low losses
D
High stability
High capacitance in small size
Kinked (preferred) or straight leads
Lead (Pb)-free available
SH
e3
RoHS
COMPLIANT
tangent
line
APPLICATIONS
Bypassing
Coupling
Resonant circuit
F
DESIGN
The capacitors consist of a ceramic disc both sides of which
are silver-plated. Connection leads are made of tinned
copper having a diameter of 0.6 mm.
Capacitors with 5 mm (0.20") lead spacing
The capacitors have inward kinked leads with a spacing of
5 mm (0.200") and a lead length from 4 to 30 mm.
Encapsulation is made of phenolic resin.
TEMPERATURE COEFFICIENTS:
Class 1 NP0; SL0
Class 2 Y5P; Z5U; Y5V; Z5V
CAPACITANCE RANGE:
Class 1, at 1 MHz, 1.2 V (RMS); 1.0 to 100 pF
1 kHz, 1 ± 0.2 V (RMS) for capacitance values higher than
1000 pF
Class 2, at 1 kHz, 1 ± 0.2 V (RMS); 150 to 47 000 pF
SECTIONAL SPECIFICATIONS:
Class 1 IEC 60 384-8,
Class 2 IEC 60 384-9,
EIA 198
RATED DC VOLTAGE:
100 V
DIELECTRIC STRENGTH:
250 % of rated voltage
CLIMATIC CATEGORY:
Class 1 55/125/21
Class 2 10/85/21 and 30/85/21
INSULATION RESISTANCE AT 100 V (DC):
10 000 MΩ
OPERATING TEMPERATURE RANGE:
Class 1 - 55 to + 125 °C
Class 2 - 30 to + 85 °C
TOLERANCE ON CAPACITANCE:
± 0.25 pF; ± 0.5 pF; ± 5 % ; ± 10 %; ± 20 %; + 80/- 20 %
DISSIPATION FACTOR:
MARKING
Marking indicates capacitance value and tolerance in
accordance with “EIA 198”.
Class 1, C
30 pF;
20 x (10/C + 0.7) x 10
-4
maximum
Class 1, C > 30 pF;
0.2 %
Class 2,
3.0 %
The capacitors meet the essential requirements of “EIA 198”. Unless stated otherwise all electrical values apply at an ambient
temperature of 25 ± 3 °C, at normal atmospheric conditions.
www.vishay.com
24
For technical questions, contact: CDC@vishay.com
Document Number: 28511
Revision: 26-Oct-06
PDA development advice
I use EVC to develop PDA. Are there any special requirements for PDA? Is it like ordinary PDAs such as HP and DELL, or must I use PDA for secondary development? In addition, if I use HP HX2490C PDA, c...
miko2007 Embedded System
Verilog assign usage 2
2)module assign_test ( clk, lhold, lholda );input clk; input lhold; output lholda;reg lholda_r; always @(posedge clk) if (lhold) lholda_r=lhold; else lholda_r=0; assignlholda=lholda_r;endmodule...
eeleader-mcu FPGA/CPLD
Weekly plan submission
Beaglone peripheral circuit design...
billjing DSP and ARM Processors
Sensortag -W3- I2C address of each sensor chip
To obtain the values of each sensor under sensortag, including some important calibration values, they are all obtained through the I2C interface of 2541. If you don't want the data sent back by senso...
johnrey Wireless Connectivity
Please teach me how to use FPGA to realize light intensity detection function
I am working on an FPGA project. I have sorted out my ideas, but I am really powerless with programming. It is due the day after tomorrow. Please help me! I beg you! May good people have a peaceful li...
clx4099851 FPGA/CPLD
LM3S9B96 UART FIFO timeout interrupt is too long
I see that the timeout interrupt in UART FIFO is generated by 32 bits of time. If I need to process the data in time, the waiting time seems a bit long. Is there any good solution?...
chengtoby Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2019  1701  1561  2338  805  41  35  32  48  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号