EEWORLDEEWORLDEEWORLD

Part Number

Search

32F8030-CN

Description
CONTINUOUS TIME FILTER, BESSEL, LOWPASS, PDSO16
Categoryaccessories   
File Size62KB,10 Pages
ManufacturerETC1
Download Datasheet Compare View All

32F8030-CN Overview

CONTINUOUS TIME FILTER, BESSEL, LOWPASS, PDSO16

SSI 32F8030
®
A TDK Group Company
Programmable
Electronic Filter
April 1995
DESCRIPTION
The SSI 32F8030 Programmable Electronic Filter pro-
vides an electronically controlled low–pass filter with a
separate differentiated low–pass output. A seven–
pole, 0.05° Equiripple-type linear phase, low–pass
filter is provided along with a single-pole, single-zero
differentiator. Both outputs have matched delays. The
delay matching is unaffected by any amount of pro-
grammed high frequency peaking (boost) or band-
width. This programability, combined with low group
delay variation makes the SSI 32F8030 ideal for use in
many applications. Double differentiation high fre-
quency boost is accomplished by a two–pole, low–
pass with a two–pole, high–pass feed forward section
to provide complementary real axis zeros. A variable
attenuator is used to program the zero locations, which
controls the amount of boost.
The SSI 32F8030 programmable boost and bandwidth
characteristics can be controlled by external DACs or
DACs provided in the SSI 32D4661 Time Base Gen-
erator. Fixed characteristics are easily accomplished
with three external resistors. In addition, boost can be
switched in or out by a logic signal.
The SSI 32F8030 requires only a +5V supply and is
available in 16-Lead SON, and SOL packages.
FEATURES
Ideal for:
- constant density recording applications
- magnetic tape recording
Programmable filter cutoff frequency
(ƒc = 250 kHz to 2.5 MHz)
Programmable high frequency peaking
(0 to 9 dB boost at the filter cutoff frequency)
Matched normal and differentiated low-pass
outputs
Differential filter input and outputs
±
3.0% group delay variation from
0.2 ƒc to 1.75 ƒc, 0.25 MHz
ƒc
2.5 MHz
Total harmonic distortion less than 1%
+5V only operation
16-Lead SON, and SOL packages
5 mW idle mode
BLOCK DIAGRAM
PIN DIAGRAM
VIN+
VIN-
Low Pass
Filter
Summer
Low Pass
Filter
VO_NORM+
VO_NORM-
GND1
VO_NORM-
VO_NORM+
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VO_DIFF+
VO_DIFF-
PWRON
VR
VCC2
IFP
VFP
GND2
High Pass
Filter
Variable
Atten.
High Pass
Filter
VO_DIFF+
VO_DIFF-
VCC1
VIN-
VIN+
VBP
IFP
VFP
FBST
GND1
GND2
VCC1
VCC2
VREF
Filter
Control
BIAS
PWRON
VR
VBP
FBST
CAUTION: Use handling procedures necessary
for a static sensitive component.
04/14/95 - rev.
1

32F8030-CN Related Products

32F8030-CN 32F8030-CL SSI32F8030
Description CONTINUOUS TIME FILTER, BESSEL, LOWPASS, PDSO16 CONTINUOUS TIME FILTER, BESSEL, LOWPASS, PDSO16 CONTINUOUS TIME FILTER, BESSEL, LOWPASS, PDSO16
About the suffix of static libaray. .
I am a newbie. Today I got a project to take over. One of the sub-projects is a static libaray project, but the generated file is a .a file. Isn't it usually a .lib file? What is a .a file?...
chbcr DSP and ARM Processors
Water pipe leak problem
I am making a thing now, called a networked water pipe leak detection system, but I don't know how to do the leak detection part. I may not be able to make an ultrasonic flow meter. Is there a water p...
zkaiaizy 51mcu
Ask for 430 key interrupt scanning program
Interrupt, 4*4! Ask for advice!...
水货老手 Microcontroller MCU
How to implement high frequency (MHz) PFC
[align=left][color=rgb(0, 0, 0)][font="][size=12px] Hello, I want to make a high-frequency PFC. The frequency is 1-2MHz, PF and efficiency are >90%. The output is about 100W, and the input voltage is ...
LIJIA Analogue and Mixed Signal
Ask about the dosFsVolFormat function of the file system
I created the ram file system according to the following steps:char *ramDiskDevName = "/ram0" ;CBIO_DEV_ID cbio ; cbio = ramDiskDevCreate((unsigned char *)RAM_DISK_ADDRESS, 128, 1024*3, 1024*3, 0) ;if...
茵子 Embedded System
Is the FPGA in the image card connected to external SRAM or SDRAM?
Experts: I want to make an image processing card now. I am still discussing the solution. Because I have no experience in FPGA development (I used to work in pre-sales, but now I have changed companie...
CMika FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1175  1044  1883  1597  1988  24  22  38  33  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号