538-037A3.0-10 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> 538-037A3.0-10

538-037A3.0-10: DescriptionVariable Capacitor, Ceramic, 350V, 3pF Min, 10pF Max, Vertical Adjuster, Chassis Mount,; CategoryPassive components capacitor; File Size43KB，1 Pages; ManufacturerCTS

Download Datasheet Parametric View All

538-037A3.0-10 Overview

Variable Capacitor, Ceramic, 350V, 3pF Min, 10pF Max, Vertical Adjuster, Chassis Mount,

538-037A3.0-10 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	CTS
package instruction	,
Reach Compliance Code	compli
Regulator direction	VERTICAL
Maximum capacitance	10 pF
Minimum capacitance	3 pF
Capacitor type	VARIABLE CAPACITOR
dielectric materials	CERAMIC
Installation features	CHASSIS MOUNT
multiple turns
Maximum operating temperature	85 °C
Minimum operating temperature	-55 °C
Rated (DC) voltage (URdc)	350 V
surface mount	NO
Terminal shape	LUG

Preview

Download Datasheet

View All

7741 North Business Park Drive

Tucson, Arizona 85743

Ph: (520) 744-0400 Fax:(520) 744-6155

www.tusonix.com

Web Site: www.tusonix.com

E-mail: sales@tusonix.com

Trimmer

538 Series Trimmer Capacitor

USONIX’s 538 Series featured on this page is miniaturized for

today’s circuitry. All ceramic construction with optically flat inter-

faces provides tuning smoothness not obtainable with compression

type trimmers.

The silver electrodes are intimately bonded to the top surfaces of

the base and rotor. The terminals and other metal parts are nonfer-

rous and silver-plated to provide excellent conductivity and trouble

free soldering.

A variety of capacitance ranges, terminations and mounting provi-

sions makes these popular trimmers ideal for nearly all applications.

Dimensions

ADJUSTING SLOT

.032 [0.81] WIDE X .030 [0.76] DEEP

.046

[1.17]

DIA.

.093

[2.36]

.046

[1.17]

Ordering Data

MIL PRF-81

Designation

CV31 TUSONIX

Style 538-054

MIL PRF-81

Designation

CV32 TUSONIX

Style 538-067

Dielectric

Type

Code

Capacitance

Range

(pF)

.200

[5.08]

.585

[14.86]

.035

[0.89]

.125 MAX.

[3.18 MAX.]

.375

[9.53]

.533

[13.54]

.023 [0.58]

.130

[3.30]

INDICATES

ROTOR TERMINAL

.275

6.99]

.012

[0.30]

STATOR TERMINAL

Specify series 538

followed by the three

digit Terminal

Variation you select

from the chart below.

Then list the Dielectric

type code from the

table at the right and

the corresponding

Capacitance Range.

EXAMPLE:

538-002 A 2-8

CV31A080

CV31B110

CV31C100

CV31D150

CV31A180

CV31B250

CV31C250

CV31D350

CV31E600

CV32A080

CV32B110

CV32C100

CV32D150

CV32A180

CV32B250

CV32C250

CV32D350

CV32E600

2.0 to 8

2.5 to 11

3.0 to 10

3.0 to 15

3.5 to 14

5.5 to 18

5.0 to 25

5.5 to 25

7.0 to 25

8.0 to 25

9.0 to 35

15.0 to 60

538-000

Variation

Terminal Variation Options

002

.275

[6.99]

Specifications

Working Voltage A,B,C:

006

.300

[7.62]

. . . . .

350Vdc @ 85°C

STATOR TERM.

.150

[3.81]

.040

[1.02]

011

.100

[2.54]

014

.300

[7.62]

.363

[9.22]

0.109 [2.77] DIA.

MOUNTING HOLES

TOP & BOTTOM ADJUST

.300

[7.62]

.040

[1.02]

0.047 [1.19] DIA.

MOUNTING HOLES

200Vdc @ 125°C

Working Voltage D & F:

. . . . .

200Vdc @ 85°C

100Vdc @ 125°C

Dielectric Strength:

. . . .

. 500 Vdc for 1-5 Sec.

Operating Temp. Range:

. . . . .

-55°C to 125°C

Q Factor @ 1 MHz:

. . . . . . . . .

500 Minimum

I.R.: . . . . . . . . . . 10 gigaohms min. at 25

C ±5°C

Torque:

. . . . . . . .

1.0-6.0 oz. in.[0.7-4.3 Ncm]

Performance Specification.:

. . . . . . . .

Page 6

Marking:

All units will be marked with the

TUSONIX trademark, capactance

range and dielectric type code.

Example:

T 2-8 A

.145

[3.68]

.405

[10.29]

0.047 [1.19] DIA.

MOUNTING HOLES

.187

[4.75]

.300

[7.62]

.387

[9.83]

0.047 [1.19] DIA.

MOUNTING HOLES

017

026

037

.250

[6.35]

073

.100

[2.54]

.130

[3.30]

.150

[3.81]

074

.068

[1.72]

MIN. I.D.

.100

[2.54]

.363

[9.22]

.040

[1.02]

0.047 [1.19] DIA.

MOUNTING HOLES

.194

[4.93]

.012

[0.30]

.300

[7.62]

.150

[3.81]

.300

[7.62]

0.047 [1.19] DIA.

MOUNTING HOLES

.200

[5.08

.300

[7.62]

0.109 [2.77] DIA.

MOUNTING HOLES

0.047 [1.19] DIA.

MOUNTING HOLES

.400

[10.16]

0.047/1.19 DIA.

MOUNTING HOLES

For dimensions

≤

.125”/3.18mm, tolerance is ±.015/0.38

For dimensions

≥

.126”/3.20mm, tolerance is ±.030/0.76

Recommended Resources

Monostable circuit diagram

Range hood automatic controller circuit

Battery charging voltage regulator IC (PB137) circuit

Homemade LED lamp circuit diagram

AD7711 LC²MOS signal conditioning ADC circuit with RTD current source

Computer motherboard circuit diagram 815 5_11

A question about P0 port: When I was using Proteus for simulation, I found that the P0 port was either low level (blue) or high impedance (gray). How can it be red?...; micstar Embedded System

MSP430F413 smart remote control: At present, most of the common wireless remote controls on the market are four-key and twelve-key, mainly used in car anti-theft systems, home anti-theft systems and remote control toys. These applica...; qwqwqw2088 Microcontroller MCU

After entering stopmode, stm32L476 will periodically wake up through RTC interrupt. After running once, it cannot enter stopmode anymore.: The effect that rt hopes to achieve is to execute business logic once every 12 hours, and enter sleep mode at other times. Therefore, stopmode+HAL_RTCEx_SetWakeUpTimer_IT is used here to achieve this....; speeter stm32/stm8

Small resistance test method 2, bridge method: This is an old and relatively effective method, suitable for testing small resistors with medium precision. Of course, since small resistors need to be tested, the bridge must be a double bridge with ...; led123 Test/Measurement

The role of pull-up and pull-down resistors: [color=#333333]In digital circuits, all unused input pins must be connected to a fixed level, connected to a high level or grounded through a 1k resistor. [/color] [color=#333333]1. Function of resist...; gurou1 Analog electronics

Let's talk about how to achieve FPGA non-encoded keyboard debounce: How to implement FPGA non-encoded keyboard debounce I'll throw out some ideas first. Write one tonight Add tomorrow...; heningbo FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components