EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001BG-2148CDI8

Description
LVDS Output Clock Oscillator
CategoryPassive components    oscillator   
File Size188KB,19 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric View All

8N4Q001BG-2148CDI8 Overview

LVDS Output Clock Oscillator

8N4Q001BG-2148CDI8 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Reach Compliance Codecompli
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; TR
maximum descent time0.425 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
JESD-609 codee3
Installation featuresSURFACE MOUNT
Nominal operating frequency231.25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.55mm
longest rise time0.425 ns
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceMatte Tin (Sn)
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
FEBRUARY 21, 2012
1
©2012 Integrated Device Technology, Inc.
evc4.0+pb4.2 evc cannot connect to the emualtor platform created by pb4.2
According to the Tutorial in the help document of pb4.2, I created a wce emulator platform, which can be connected and run in pb. In order to better develop applications in evc, I exported the corresp...
heyan0902 Embedded System
Can we organize a group purchase at TI in the forum?
Organize a group purchase of the learning board in the forum, see how many people there are, which one is $4.3 and free shipping? ?...
蓝雨夜 MCU
I'm working on WINCE5.0 recently. What are the differences between the two browsers available in PB?
When doing system customization in PB, there are two browsers, "Microsoft Internet Explorer 6.0" and "Microsoft Pocket Internet Explorer". What is the difference? It seems that the two methods display...
lian Embedded System
About RIGOL Cup Electronic System Design Competition
[font=微软雅黑][b]About the competition: [/b] The "RIGOL Cup Electronic System Design Competition" is a special event of the 8th National Information Technology Application Level Competition. It is also t...
EEWORLD社区 Test/Measurement
3G Mobile Communication Technology
3G Mobile Communication Technology...
cqyyjdw RF/Wirelessly
LPC43xx driver K9F1G08U0E problem
When using LPC43xx to drive the K9F1G08U0E nand, a delay must be inserted when writing ALE/CLE and reading data to ensure correct reading. Is the delay of the EMC not configured properly or is the EMC...
jplzl10000 NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2217  240  566  1484  1275  45  5  12  30  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号