EEWORLDEEWORLDEEWORLD

Part Number

Search

LP49-18-50.0M-20H3JJ

Description
Parallel - 3Rd Overtone Quartz Crystal, 50MHz Nom, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP49-18-50.0M-20H3JJ Overview

Parallel - 3Rd Overtone Quartz Crystal, 50MHz Nom, ROHS COMPLIANT PACKAGE-2

LP49-18-50.0M-20H3JJ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompli
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level1000 µW
frequency stability0.005%
frequency tolerance20 ppm
JESD-609 codee3
load capacitance18 pF
Manufacturer's serial numberLP49
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency50 MHz
Maximum operating temperature80 °C
Minimum operating temperature-30 °C
physical sizeL10.8XB4.47XH3.56 (mm)/L0.425XB0.176XH0.14 (inch)
Series resistance80 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
8255 initialization problem
I am now initializing 8255. On the left is 89S51 and on the right is 8255 (the connections are shown below). P00-P07--------------------D0-D7 P20--------------------------A0 P21-----------------------...
hconfeng Embedded System
[I contribute to the Xilinx Resource Center] Spartan-3 configuration interface
Spartan-3 Configuration Interface1) Interface voltagea..Configuration port and JTAG interface adopt LVCOMS25 standard, minimum drive is 12 mA, fast flip rate.b..These I/O ports used for configuration ...
wanghongyang FPGA/CPLD
Wireless Camera Analysis
Keywords: [b]Wireless Camera[/b] As we all know, a monitoring system needs to lay a large number of various wires. On the one hand, it consumes a lot of manpower, and on the other hand, it also consum...
gzycxfj Industrial Control Electronics
Good information on clock division
...
至芯科技FPGA大牛 FPGA/CPLD
CPLD program burning problem
I would like to ask all the experts, after I burned the CPLD program, the circuit suddenly became larger, more than 100 mA, but it showed that the program was burned successfully. After connecting the...
xiaxuedehai FPGA/CPLD
[BBB Quadcopter] ESC Progress Report
This ESC has actually been delayed for a long time. On the one hand, I have been busy recently, and on the other hand, I don't know enough about ESC, which has delayed it for a long time. The ESC uses...
azhiking DSP and ARM Processors

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1213  1157  2544  1727  647  25  24  52  35  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号