EEWORLDEEWORLDEEWORLD

Part Number

Search

R0.25D10-2405

Description
Analog Circuit, PDSO10
CategoryPower/power management    The power supply circuit   
File Size146KB,4 Pages
ManufacturerRECOM
Environmental Compliance
Download Datasheet Parametric View All

R0.25D10-2405 Overview

Analog Circuit, PDSO10

R0.25D10-2405 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerRECOM
package instructionSOP, GWDIP10,.44
Reach Compliance Codecompli
Maximum input voltage26.4 V
Minimum input voltage21.6 V
JESD-30 codeR-PDSO-G10
Number of terminals10
Maximum operating temperature100 °C
Minimum operating temperature-40 °C
Maximum output current0.025 A
Nominal output voltage5 V
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeGWDIP10,.44
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Certification statusNot Qualified
surface mountYES
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch2.54 mm
Terminal locationDUAL
Features
Unregulated
Converters
Fully RoHS 6/6 Conform
Full Power at 100°C Ambient Temperature
1kVDC or 3kVDC Isolation Options
Suitable for Fully Automated Assembly
(including Vapor Phase Soldering)
Optional Continuous Short Circuit Protection
Built-In EN55022 Class A Filter
ECONOLINE
DC/DC-Converter
Description
The R0.25S and R0.25D converters are of the enclosed open frame type, i.e. they are not
potted. The converters are typically used in general purpose and industrial low ower
isolation and voltage matching applications where an SMD converter is required.
The converter series feature an extended ambient temperature operating range of -40°C
to +100°C without derating and optional continuous short circuit protection. In addition
to single, dual and independent outputs, two isolation options and three different case
formats, the converters are also available prepacked as tape and reel for use with
automatic insertion machines.
Selection Guide
Part
Number
SMD
R0.25S**-xx3.3
R0.25S**-xx05
R0.25S**-xx09
R0.25S**-xx12
R0.25S**-xx15
R0.25S**-xx24
R0.25D**-xx3.3
R0.25D**-xx05
R0.25D**-xx09
R0.25D**-xx12
R0.25D**-xx15
R0.25D**-xx24
R0.25DA**-xx0505
R0.25DA**-xx1212
Input
Voltage
(VDC)
3.3, 5, 12, 15, 24
3.3, 5, 12, 15, 24
3.3, 5, 12, 15, 24
3.3, 5, 12, 15, 24
3.3, 5, 12, 15, 24
3.3, 5, 12, 15, 24
3.3, 5, 12, 15, 24
3.3, 5, 12, 15, 24
3.3, 5, 12, 15, 24
3.3, 5, 12, 15, 24
3.3, 5, 12, 15, 24
3.3, 5, 12, 15, 24
3.3, 5, 12, 15, 24
3.3, 5, 12, 15, 24
Output
Voltage
(VDC)
3.3
5
9
12
15
24
±3.3
±5
±9
±12
±15
±24
5/5
12/12
Output
Current
(mA)
76
50
28
21
17
10.4
±38
±25
±14
±10.4
±8.3
±5.2
25/25
10/10
Capacitive
Load
(max.)
1000µF
470µF
470µF
150µF
68µF
68µF
470µF
220µF
68µF
68µF
68µF
33µF
220µF/220µF
68µF/68µF
0.25 Watt SMD
Single, Dual
& Independent
Outputs
(3kV)
(H)
(H)
(H)
(H)
(H)
(H)
(H)
(H)
(H)
(H)
(H)
(H)
2011/65/EU
6/6
RoHS
E358085
UL-60950-1 Certified
EN-60950-1 Certified
EN-60601-1 Certified*
*(/H suffix)
R0.25S
R0.25D(A)
Derating-Graph
(Ambient Temperature)
Standard Case
100
80
xx = Input Voltage (other input and output voltage combinations available on request)
* add Suffix “H” for 3kV Isolation, e.g. R0.25S-0505/H, R0.25D-0505/H, R0.25S12-0505/H, R0.25D12-0505/H
* add Suffix “P” for Continuous Short Circuit Protection, e.g. R0.25S8-0505/P, R0.25S-0505/HP, R0.25D12-0505/HP
* add suffix -R for tape & reel packing e.g. R0.25S-0505-R. For more details see Application Notes.
Case and Pinning Options (note restrictions on /H option)
R0.25S** : ** without marking denotes 5 pins out of 8 fitted (includes /H option)
** with marking 8 denotes 8 pins out of 8 fitted (/H option not available)
** with marking 12 denotes 10 pins out of 12 fitted (includes /H option)
R0.25D** : ** without marking denotes 6 pins out of 10 fitted (includes /H option, no DA option)
R0.25D(A): ** with marking 10 denotes with 10 pins out of 10 fitted (/H option not available)
R0.25D(A): ** with marking 12 denotes 10 pins out of 12 fitted (includes /H option - except R0.25DA)
Output Power (%)
60
40
20
0
Safe Operating Area
Specifications
(
measured at TA = 25°C, nominal input voltage, full load and after warm-up)
Input Voltage Range
Output Voltage Accuracy
Line Voltage Regulation
Load Voltage Regulation
(10% to 100% full load)
(low line to high line at max. load)
3.3V output types
5V, 5/5V output types
9V output type
12V, 12/12V, 15V, 24V output types
Output Ripple and Noise (20MHz BW limited)
Operating Frequency
±10%
±5% typ., ±7% max.
2% max.
15% typ., 20% max.
Output Power (%)
-40
100
110
Operating Temperature °C
0
50
150
Big Case (with marking 12)
100
80
60
40
30
20
0
12% typ., 15% max.
7% typ., 10% max.
6% typ., 10% max.
100mVp-p max.
Safe Operating Area
-40
20kHz min. / 50kHz typ. / 90kHz max.
continued on next page
REV: 0/2015
150
100
115
Operating Temperature °C
0
50
Refer to Application Notes
www.recom-power.com
E-8
What are the foreign documents referenced in the document ?
I'm reading "ZTE Design Specifications and Guidelines - PCB Grounding Design" recently. It's pretty good, but it's a PPT after all, so some parts are not very detailed and in-depth. I want to find som...
聚众 PCB Design
Can STM32F1 achieve interruption when connected to a 5V rated rotary encoder? [Newbie help]
I'm currently learning about the external interrupts of stm32 and using a rotary encoder as the interrupt source. However, I only have a 5 volt rated rotary encoder and after encoding I found that it ...
LeenO stm32/stm8
There is a problem with the PCB copper layout, please help!
There is no problem with the PCB wiring layout, but when the copper is laid, the GND copper line width is different. Please tell me where the problem is!...
54545 PCB Design
[Project source code] [Modelsim FAQ] Analysis and Synthesis should be completed
This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...
小梅哥 FPGA/CPLD
【Signal Processing】Design of DSP external bus interface based on FPGA
This article aims at the bus protocol between FPGA and DSP, establishes the interface framework of FPGA and DSP bus communication, designs corresponding timing coordination circuits according to diffe...
hangsky FPGA/CPLD
Guidance system test
[color=rgb(102, 102, 102)][font=Arial, Helvetica, sans-serif][size=14px]The guidance system is the eye of modern weapons, and precision-guided weapons play an increasingly important role in modern war...
trueleven Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2521  2744  408  2841  1377  51  56  9  58  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号