EEWORLDEEWORLDEEWORLD

Part Number

Search

3GPF62GD-80N-60.000

Description
11.4 x 9.6 x 2.5mm SMD VCXO
CategoryPassive components    oscillator   
File Size101KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GPF62GD-80N-60.000 Overview

11.4 x 9.6 x 2.5mm SMD VCXO

3GPF62GD-80N-60.000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerEuroquartz
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
Maximum control voltage2 V
Minimum control voltage1.3 V
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability25%
Installation featuresSURFACE MOUNT
Nominal operating frequency60 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
physical size11.4mm x 9.6mm x 2.5mm
longest rise time0.7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
Frequency range 38MHz to 640MHz
LVPECL Output
Supply Voltage 3.3 VDC
Phase jitter 0.4ps typical
Pull range from ±30ppm to ±150ppm
DESCRIPTION
GPF62 VCXOs are packaged in a 6 pad 11.4 x 9.6mm SMD package.
Typical phase jitter for GPF series VCXOs is 0.4 ps. Output is LVPECL.
Applications include phase lock loop, SONET/ATM, set-top boxes,
MPEG , audio/video modulation, video game consoles and HDTV.
GPF62 LVPECL VCXO
11.4 x 9.6 x 2.5mm SMD VCXO
OUTLINE & DIMENSIONS
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter:
Peak to Peak Jitter:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
38.0MHz to 640.0MHz
3.3 VDC ±5%
LVPECL
3.0ps typical
20.0ps typical, 30.0ps maximum
0.4ps typical, 5.0ps maximum
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
Vdd-1.025V minimum
Vdd-0.880V maximum
Vdd-1.810V minimum
Vdd-1.620V maximum
(RL=50 to Vdd-2V)
From ±30ppm to ±150ppm
1.65 ±0.35 Volts
See table
50 into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
(Measured at Vdd-1.3V)
10ms maximum, 5ms typical
75mA maximum at 212.5MHz
80mA maximum at 622.08MHz
2kV maximum
-55° to +150°C
±2ppm per year maximum
See table
Fully compliant or non-compliant
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
PART NUMBERING
Example:
Supply Voltage
3 = +3.3V
Series Designator
GPF62
RoHS Status
G = Compliant
Blank - Non-compliant
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
3GPF62GB-80N-60.000
ENABLE/DISABLE FUNCTION
Tristate Pad
Status
Not connected
Below 0.3Vdd
(Ref. to ground)
Above 0.7Vdd
(Ref. to ground)
Output Status
LVPECL and Complimentary LVPECL enabled
Both outputs are disabled (high impedance)
Both outputs are enabled
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 Email: info@euroquartz.co.uk www.euroquartz.co.uk
Intel-FPGA on-chip memory design issues
Intel-FPGA on-chip memory design issues...
郝旭帅 FPGA/CPLD
Problems with Linux users transferring files to and from the driver
I am working on an IO driver for industrial control file printing. Due to real-time limitations, files can only be printed at the bottom layer. Now I want to transfer a file to the bottom layer. There...
johnners Linux and Android
Please advise on the installation of USB device driver
Dear experts, I have just started to develop device drivers. Now I have a question for you. Please enlighten me! I already have a sys file for a driver program and I wrote an inf file myself. When the...
binbin001 Embedded System
[C2000 usage experience] Use repeat instructions to make your code simpler
The compilation efficiency of the CCS compiler has been discussed in the past. It is indeed regrettable that CCS, a dedicated compiler for TI CPU, cannot use distinctive and efficient instructions. Le...
dontium Microcontroller MCU
Simple packaging, you know! Come in...
Look at the drawings carefully, what is the meaning of the second one, manufacturer?...
廖欧亚大陆 PCB Design
DSP digital anti-noise module for airborne communication equipment
The third generation of anti-noise products in China currently use dynamic noise reduction (DNR) technology. DNR technology dynamically adjusts the output voice switch through the changing voice peak ...
fish001 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 54  1120  1016  1830  2866  2  23  21  37  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号